SAM265Mx0AA1 Series



Data Sheet

Description


The SAM265Mx0AA1 series are 3-phase brushless motor drivers in which output transistors, a pre-drive circuit, bootstrap diodes with current-limiting resistors, and a temperature-sensing thermistor are highly integrated. The ICs are suitable for driving 3-phase motor of an automotive high voltage auxiliary equipment system.

Features

- AEC-Q100 Qualified
- Pb-free (RoHS Compliant)
- Isolation Voltage: 2500 V (for 1 min)
- Built-in Thermistor
- Built-in Bootstrap Diodes
- CMOS-compatible Input (3.3 V or 5 V)
- Fault Signal Output at Protection Activation
- Shutdown Signal Input
- Adjustable OCP Hold Time
- Protection Functions


Undervoltage Lockout for Power Supply VBx Pin (UVLO_VBx): Auto-restart VCCL Pin (UVLO_VCCL): Auto-restart Overcurrent Protection (OCP): Auto-restart

Typical Application



Package

DIP30 (Leadform: 2540, 2541)



Not to scale Not exactly match actual shape details

Selection Guide

Part Number	V_{CES}	Output Current		
SAM265M30AA1	650 V	30 A		
SAM265M50AA1	650 V	50 A		

Applications

For driving 3-phase motor of the following high voltage auxiliary equipment system such as hybrid electric vehicles (HEV) and electric vehicles (EV):

- Electric Compressor
- Electric Oil Pump

© SANKEN ELECTRIC CO., LTD. 2019

Contents

Description	1
Contents	2
1. Introduction	4
2. Absolute Maximum Ratings	4
3. Recommended Operating Conditions	
4. Electrical Characteristics	
4.1. Characteristics of Control Parts	
4.2. Bootstrap Diode Characteristics	
4.3. Thermistor Characteristics	
4.4. Thermal Resistance Characteristics	
4.5. Transistor Characteristics	
4.5.1. SAM265M30AA1	
4.5.2. SAM265M50AA1	
5. Mechanical Characteristics	- 16
6. Insulation Distance	- 16
7. Truth Table	- 17
8. Block Diagram	
9. Pin Configuration Definitions	
10. Typical Application	- 21
11. Physical Dimensions	- 23
11.1. DIP30 (Leadform: 2540)	- 23
11.2. DIP30 (Leadform: 2541)	
11.3. Reference PCB Hole Sizes	- 25
12. Marking Diagram	- 25
13. Functional Descriptions	- 26
13.1. Turning On and Off the IC	- 26
13.2. Pin Descriptions	- 26
13.2.1. P	
13.2.2. U, V, and W	
13.2.3. NU, NV, and NW	
13.2.4. VBU, VBV, and VBW	
13.2.5. VSU, VSV, and VSW	- 27
13.2.6. VCCHU, VCCHV, VCCHW, and VCCL	· 21
13.2.8. INHU, INHV, and INHW; INLU, INLV, and INLW	
13.2.9. OCP	
13.2.10. CFO	
13.2.11. FO	
13.2.12. TH	
13.3. Protection Functions	
13.3.1. Fault Signal Output	
13.3.2. Shutdown Signal Input	
13.3.3. Undervoltage Lockout for Power Supply (UVLO)	
13.3.4. Overcurrent Protection (OCP)	- 32
14. Design Notes	- 34
14.1. PCB Pattern Layout	- 34
14.2. Considerations in Heatsink Mounting	
14.3. Considerations in IC Characteristics Measurement	- 35

15. Calculating Power Losses and Estimating Junction Temperature	36
15.1. IGBT Steady-state Loss, Pon	36
15.2. IGBT Switching Loss, Psw	
15.3. Estimating Junction Temperature of IGBT	36
16. Performance Curves	37
16.1. Transient Thermal Resistance Curves	37
16.2. Performance Curves of Output Parts	38
16.2.1. Output Transistor Performance Curves	
16.2.2. Switching Loss Curves	
16.3. Allowable Effective Current Curves	
16.3.1. SAM265M30AA1	40
16.3.2. SAM265M50AA1	41
Important Notes	42

1. Introduction

For pin descriptions, this docment employs a notation system that denotes a pin name with the arbitrary letter "x", depending on context. The U-, V-, and W-phase (3-phases) output pins are represented as the pin numbers U, V, and W, respectively. Thus, "the VBx pin" is used when referring to any or all of the VBU, VBV, and VBW pins. When different pin names are mentioned as a pair (e.g., "the VBx and VSx pins"), they are meant to be the pins in the same phase. Also, "the OUTx pin" is used when referring to any or all of the output pins (U, V, and W).

Current polarities are defined as follows: current going into the IC (sinking) is positive current (+); current coming out of the IC (sourcing) is negative current (-).


2. Absolute Maximum Ratings

Unless specifically noted, $T_A = 25$ °C.

Parameter	Symbol	Conditions	Ratings	Unit	Remarks	
Inverter Stage						
Main Supply Voltage (DC)	$V_{P(DC)}$	P-Nx	500	V		
Main Supply Voltage (Surge)	$V_{P(SURGE)}$	P–Nx	550	V		
Collector-to-Emitter Voltage (Surge)	V _{CE(SURGE)}	P-OUTx, OUTx-Nx	550	V		
Collector-to-Emitter Voltage	V_{CES}	Built-in IGBT chip	650	V		
Collector Current ⁽¹⁾	I_{C}	T _C = 25 °C	30	A	SAM265M30AA1	
Collector Current	1C		50	A	SAM265M50AA1	
Collector Current (Peak)	I_{CP}	T _C = 25 °C, pulse width < 1 ms,	60	A	SAM265M30AA1	
Conector Current (Feak)	1CP	duty cycle < 1%	100	A	SAM265M50AA1	
		$T_C = 25$ °C, 1 element	86.2	W	SAM265M30AA1	
Down Dissination	D	operating (IGBT)	125	vv	SAM265M50AA1	
Power Dissipation	PC	P_{C} $T_{C} = 25 ^{\circ}\text{C}, 1 \text{ element}$ operating	41	W	SAM265M30AA1	
		(freewheeling diode)	54	VV	SAM265M50AA1	
Control Parts						
Nx Pin Voltage	V_{Nx}	Nx-GND	-5 to 5	V		
VCCHx Pin Voltage	V_{VCCHx}	VCCHx-GND	-0.5 to 25	V		
VCCL Pin Voltage	V _{VCCL}	VCCL-GND	-0.5 to 25	V		
VBx-VSx Pin Voltage	V _{VBx-VSx}	VBx-VSx	-0.5 to 25	V		
INHx Pin Voltage	V_{INHx}	INHx-GND	-0.5 to $V_{VCCHx} + 0.3$	V		
INLx Pin Voltage	V_{INLx}	INLx-GND	-0.5 to $V_{VCCL} + 0.3$	V		
FO Pin Voltage	V_{FO}	FO-GND	-0.5 to $V_{VCCL} + 0.3$	V		
FO Pin Sink Current	I_{FO}		1	mA		
OCP Pin Voltage	V_{OCP}	OCP-GND	-0.5 to $V_{VCCL} + 0.3$	V		
Change Rate of VCC Supply Voltage Time	$\Delta V_{VCC}/\Delta t$		-1 to 1	V/µs		

⁽¹⁾ Should be derated depending on an actual case temperature.

Parameter	Symbol	Conditions	Ratings	Unit	Remarks
	Symbol	Conditions	Kanngs	Omt	Kemarks
Bootstrap Circuit	T-	,			
Bootstrap Diode	V_{R-BS}		650	V	
Reverse Voltage	* K-B5			· ·	
Thermistor					
Operating Thermistor	т		-40 to 150	°C	
Temperature	T_{TH}		-40 to 130		
Thermistor Allowable	Imm		1.8	mA	
Current	I _{TH-MAX}		1.0	IIIA	
Thermistor Allowable	Deve		200	mW	
Power	P _{TH-MAX}		200	111 VV	
Common					
Junction Temperature ⁽²⁾	$T_{\rm J}$		-40 to 150	°C	
Omerating Case		For the measurement			
Operating Case Temperature ⁽³⁾	$T_{\rm C}$	point, see Figure 2-1	-40 to 125	°C	
Temperature		or Figure 2-2.			
Storage Temperature	T_{STG}		-40 to 150	°C	
		Between surface of			
Isolation Voltage ⁽⁴⁾	$V_{\rm ISO(RMS)}$	heatsink side and each	2500	V	
		pin; AC, 60 Hz, 1 min			






Figure 2-1. SAM265M30AA1 Case Temperature Measurement Point

Figure 2-2. SAM265M50AA1 Case Temperature Measurement Point

⁽²⁾ Refers to the junction temperature of each chip built in the IC, including the control MICs, IGBTs, and freewheeling diodes.

⁽³⁾ Refers to a case temperature measured during IC operation.

⁽⁴⁾ Refers to voltage conditions to be applied between all of the pins and the case. All the pins have to be shorted.

3. Recommended Operating Conditions

Unless specifically noted, $T_C = -40$ °C to 125 °C, $V_{P(DC)} = 300$ V, $V_{VCCHx} = V_{VCCL} = V_{VBx-VSx} = 15$ V, $R_{FO} = 10$ k Ω , $C_{FO} = 0$ μF , $V_{FO_PU} = 5$ V.

Parameter	Symbol	(Conditions	Min.	Тур.	Max.	Unit	Remarks
Main Supply Voltage (DC)	V _{P(DC)}	P–Nx	P–Nx		300	450	V	
			$f_{PWM} = 5 \text{ kHz}$		_	21		
		(2)	$f_{PWM} = 10 \text{ kHz}$		_	17	A	SAM265M30AA1
		,	$f_{PWM} = 15 \text{ kHz}$	_		14	A	SAWIZOSWISOAAT
Phase Current	I _{C(RMS)}		$f_{PWM} = 20 \text{ kHz}$	_	—	12		
(Effective Value) (1)	IC(RMS)		$f_{PWM} = 5 \text{ kHz}$			33		
		(2)	$f_{PWM} = 10 \text{ kHz}$	_		25	A	SAM265M50AA1
			$f_{PWM} = 15 \text{ kHz}$			20	71	5/11/1205/1150/1/11
			$f_{PWM} = 20 \text{ kHz}$	_		17		
VCCHx Pin Voltage	V _{VCCHx}	VCCI	łx–GND	13.5	15.0	16.5	V	
VCCL Pin Voltage	V_{VCCL}	VCCI	VCCL-GND		15.0	16.5	V	
VBx-VSx Pin Voltage	V _{VBx-VSx}	VBx-VSx		13.0	15.0	18.5	V	
Dead Time of Input Signal	tdead	INHx.	INHx, INLx		_	_	μs	
PWM Control Frequency	fрwм				10	20	kHz	
INxH Pin Input Pulse Width (On)	tinhx(on)			1.5	_		μs	
INxH Pin Input Pulse Width (Off)	tinhx(off)			1.5	_	_	μs	
INxL Pin Input Pulse Width (On)	tinlx(on)			1.5	_	_	μs	
INxL Pin Input Pulse Width (Off)	tinlx(off)			1.5	_		μs	
P Pin Capacitor 1	C _{P(DC)}			22	47		μF	
P Pin Capacitor 2	Cs	Ceran	nic capacitor	0.1	_		μF	
VCCHx/VCCL Pin Capacitor 1	Cvcc1			22	47	_	μF	
VCCHx/VCCL Pin Capacitor 2	C _{VCC2}	Ceran	nic capacitor	0.47	1.0	2.2	μF	
Bootstrap Capacitor 1	C_{BS1}			4.7	10	100	μF	SAM265M30AA1
Бооізпар Сарасног т	CBS1			4.7	22	100	μF	SAM265M50AA1
Bootstrap Capacitor 2	C_{BS2}	Ceran	nic capacitor	0.47	1.0	2.2	μF	

⁽¹⁾ The maximum value of the phase current varies depending on application conditions.

⁽²⁾ Sine wave, modulation index = 1, power factor = 0.8, -40 °C \leq T_C \leq 100 °C, -40°C \leq T_J \leq 150 °C.

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit	Remarks	
		f _{PWM} = 5 kHz	18	_	_			
		f _{PWM} = 10 kHz	24	_			SAM265M30AA1	
		f _{PWM} = 15 kHz	30	_		mA	SAM265M30AA1	
External VCC Supply	T	$f_{PWM} = 20 \text{ kHz}$	36	_	_			
Output Current	Ivcc	f _{PWM} = 5 kHz	24	_	_			
		f _{PWM} = 10 kHz	36	_	_	A	SAM265M50AA1	
		f _{PWM} = 15 kHz	48	_	_	mA	SAM203M30AA1	
		f _{PWM} = 20 kHz	60	_	_			
VCCxH/VCCL Pin Zener Diode Breakdown Voltage	V _{Z-DVCC}	Iz=1 mA	16.5	18.2	20.0	V		
FO Pin Pull-up Resistor	R_{FO}		5.5	10.0	33.0	kΩ		
FO Pin Pull-up Voltage	V _{FO_PU}		3.0	5.0	5.5	V		
FO Pin Capacitor	CFO		_	1000	3300	pF		
CFO Pin Capacitor	C _{CFO}		0.01	0.10	1.00	μF		
		OCP operating current: 30 A to 60 A	9.0	12.2	15.3	mΩ	SAM265M30AA1	
Shunt Resistor ⁽³⁾	Rs	OCP operating current: 50 A to 100 A	5.4	7.3	9.2	mΩ	SAM265M50AA1	
OCP RC Filter Time Constant	trfcf	$t_{RFCF} = R_F \times C_F$	0.3		1.5	μs		
Thermistor Operating Current	I_{TH}		_	_	0.2	mA		

⁽³⁾ Should be a low-inductance resistor.


4. Electrical Characteristics

Unless specifically noted, $T_C = -40$ °C to 125 °C, $V_{P(DC)} = 300$ V, $V_{VCCHx} = V_{VCCL} = V_{VBx-VSx} = 15$ V, $R_{FO} = 10$ k Ω , $C_{FO} = 0$ μF , $V_{FO_PU} = 5$ V. The shipping test is performed at $T_A = 25$ °C and 125 °C for the electrical characteristics shown below (except for the parameters guaranteed by design).

4.1. Characteristics of Control Parts

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit	Remarks
Power Supply Operation	•					•	
VCCL Pin Operating Voltage	V _{VCCL_H}		11.2	12.6	13.3	V	UVLO recovery voltage
VCCL Pin Operation Stop Voltage	V _{VCCL_L}		10.7	12.1	12.8	V	UVLO detection voltage
VCCL Pin Hysteresis	V _{VCCL_HYS}		_	0.5	_	V	
VBx-VSx Operating Voltage	V _{VBx-VSx_H}		11.0	12.1	12.8	V	UVLO recovery voltage
VBx-VSx Operation Stop Voltage	V _{VBx-VSx_L}		10.5	11.6	12.3	V	UVLO detection voltage
VBx-VSx Hysteresis	V _{VBx-VSx_HYS}		_	0.5	_	V	
VCCHx Pin Input Current	Ivcchx	$V_{INHx} = 0 V$, each pin	_	1.4	2.0	mA	
Veerix i iii input current	TVCCHX	$V_{INHx} = 5 \text{ V, each pin}$	_	1.4	2.0	ША	
VCCL Pin Input Current	Ivccl	$V_{INLx} = 0 V$	_	1.9	3.2	mA	
VCCL I in input current	TVCCL	$V_{INLx} = 5 V$	_	1.9	3.2	1112 \$	
		$V_{VBx-VSx} = 15 \text{ V},$ $V_{INHx} = 0 \text{ V};$ 1-phase operation	_	0.09	0.30		
VBx-VSx Pin Input Current	I _{VBx-VSx}	V _{VBx-VSx} = 15 V, V _{INHx} = 5 V; 1-phase operation		0.12	0.30	mA	
Input Signal							
INHx Pin High-level Input Threshold Voltage	V _{INHx_H}		_	2.0	2.5	V	
INHx Pin Low-level Input Threshold Voltage	V _{INHx_L}		1.0	1.5	_	V	
INHx Pin Hysteresis	V _{INHx_HYS}		_	0.5	_	V	
INLx Pin High-level Input Threshold Voltage	V _{INLx_H}		_	2.0	2.5	V	
INLx Pin Low-level Input Threshold Voltage	V _{INLx_L}		1.0	1.5	_	V	
INLx Pin Hysteresis	V _{INLx_HYS}			0.5		V	
INHx Pin Input Current	I _{INHx}	V _{INHx} = 5 V, each pin	_	0.25	0.50	mA	
INLx Pin Input Current	I _{INLx}	V _{INLx} = 5 V, each pin	_	0.25	0.50	mA	
Fault Signal Output, Shutdow	n Signal Inp	out					
FO Pin Shutdown Release Voltage	V _{FO_H}			2.0	2.5	V	
FO Pin Shutdown Threshold Voltage	V _{FO_L}		1.0	1.5	_	V	
FO Pin Shutdown Hysteresis	V _{FO_HYS}		_	0.5	_	V	
FO Pin Output Voltage in Normal Operation	V _{FO_H}	$\begin{split} V_{FO_PU} &= 5 \ V, \\ R_{FO} &= 10 \ k\Omega, \\ V_{OCP} &= 0 \ V \end{split}$	4.8	5.0	_	V	
FO Pin Error Signal Output Voltage	V _{FO_L}	$\begin{split} V_{FO_PU} &= 5 \ V, \\ R_{FO} &= 10 \ k\Omega, \\ V_{OCP} &= 1 \ V \end{split}$	_	0.09	0.50	V	

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit	Remarks	
		$C_{CFO} = 0 \mu F$	0.012	0.030	0.060	ms		
		$C_{CFO} = 0.001 \ \mu F$	0.20	0.32	0.44	ms		
FO Pin OCP Hold Time ⁽¹⁾	tfo	$C_{CFO} = 0.01 \ \mu F$	2.0	3.2	4.4	ms		
		$C_{CFO} = 0.1 \mu F$	20	32	44	ms		
		$C_{CFO} = 1 \mu F$	200	320	440	ms		
Protection	Protection							
OCP Pin Overcurrent Detection Voltage	V _{OCP_H}		0.46	0.50	0.54	V		
OCP Pin Overcurrent Release Voltage	V _{OCP_L}		0.32	0.38	0.44	V		
OCP Pin Overcurrent Hysteresis	V _{OCP_HYS}		_	0.12		V		
OCP Pin Detection Delay Time ⁽²⁾	tocp_delay	(3)	_	0.7	1.5	μs		
OCP Pin Input Current	I_{OCP}	$V_{OCP} = 0.5 \text{ V}$		0	_	mA		






Figure 4-1. Measurement Circuit for OCP Pin Detection Delay Time

Figure 4-2. OCP Pin Detection Delay Time Definition

 $^{^{(1)}}$ The shipping test is performed with the condition at $C_{CFO}\!=0.01~\mu F$ only.

⁽²⁾ Guaranteed by design.

⁽³⁾ For the measurement circuit for the OCP Pin Detection Delay Time, see Figure 4-1 (all the pins that are not represented in the figure are open). Figure 4-2 provides the definition of the OCP Pin Detection Delay Time.

4.2. Bootstrap Diode Characteristics

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit	Remarks
Bootstrap Diode Forward Voltage Drop	V_{F_BS}	$I_{F_BS} = 0.1 \text{ A}$	2.0	3.0	4.0	V	Voltage drop in series resistors included; see Figure 4-3
Bootstrap Diode Series Resistor*	R _{S_BS}		12	20	28	Ω	

^{*} Guaranteed by design.




Figure 4-3. Bootstrap Diode: I_F vs. V_F ($T_J = 25$ °C)

4.3. Thermistor Characteristics

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit	Remarks
Thermistor Resistance ⁽¹⁾⁽²⁾	R ₂₅	$T_{TH} = 25 ^{\circ}C$	_	100.0		kΩ	
Thermistor B Constant ⁽¹⁾	B ₂₅₋₈₅	$T_{TH} = 25 ^{\circ}\text{C},$ 85 $^{\circ}\text{C}$	_	4395	_	K	




Figure 4-4. Reference Thermistor Resistance

⁽¹⁾ Guaranteed by design.


⁽²⁾ For the reference thermistor resistance, see Figure 4-4 and Table 4-1.

Table 4-1. Reference Thermistor Resistance

Thermistor Temperature (°C)	Thermistor Resistance Typ. (kΩ)
-40	5427
-35	3748
-30	2619
-25	1850
-20	1321
-15	954
-10	696
-5	513
0	382
5	287
10	218
15	166
20	128
25	100
30	78.4
35	62.0
40	49.4
45	39.6
50	32.0
55	26.0
60	21.3
65	17.5
70	14.5
75	12.0
80	10.1
85	8.46
90	7.15
95	6.07
100	5.17
105	4.43
110	3.81
115	3.29
120	2.85
125	2.48
130	2.17
135	1.90
140	1.67
145	1.47
150	1.30

4.4. Thermal Resistance Characteristics

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit	Remarks
	D (5)	n (5) 1 element operating		_	1.45	°C/W	SAM265M30AA1
Junction-to-Case Thermal	$R_{(J-C)Q}^{(5)}$	(IGBT)		_	1.0	C/ W	SAM265M50AA1
Resistance ⁽³⁾⁽⁴⁾	D (6)	1 element operating	_	_	3.0	0C/W	SAM265M30AA1
	$R_{(J-C)F}^{(6)}$	(freewheeling diode)			2.3	°C/W	SAM265M50AA1



24.7 mm
24.1 mm

15.0 mm

10.6 mm

22

IGBT measurement point

Freewheeling diode measurement point

Figure 4-5. Case Temperature Measurement Point: SAM265M30AA1

Figure 4-6. Case Temperature Measurement Point: SAM265M50AA1

⁽³⁾ Guaranteed by design.

⁽⁴⁾ Refers to a case temperature at the measurement point described in Figure 4-5 or Figure 4-6.

⁽⁵⁾ Refers to steady-state thermal resistance between the junction of the built-in IGBTs and the case.

⁽⁶⁾ Refers to steady-state thermal resistance between the junction of the built-in freewheeling diodes and the case.

4.5. Transistor Characteristics

Figure 4-7 provides the definitions of switching characteristics described in this and the following sections.




Figure 4-7. Switching Characteristics Definitions

4.5.1. SAM265M30AA1

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Collector-to-Emitter Leakage	т	$V_{CE} = 650 \text{ V}, T_{J} = 25 ^{\circ}\text{C}$	_		0.1	mA
Current	I _{CES}	$V_{CE} = 650 \text{ V}, T_{J} = 125 ^{\circ}\text{C}$	_		0.5	mA
Collector-to-Emitter Saturation	17	$I_{\rm C} = 30 \text{ A}, T_{\rm J} = 25 {}^{\circ}{\rm C}$	_	1.7	2.2	V
Voltage	V _{CE(SAT)}	$I_C = 30 \text{ A}, T_J = 125 ^{\circ}\text{C}$	_	1.8	2.3	V
Diode Forward Voltage Drop	$V_{\rm F}$	$I_F = 30 \text{ A}, T_J = 25 ^{\circ}\text{C}$	_	1.9	2.4	V
High-side Switching						
Diode Reverse Recovery Time*	t_{rr}		_	0.14	_	μs
Turn-on Time*	ton		_	0.99	_	μs
Turn-on Delay Time*	t _{d(ON)}		_	0.90	_	μs
Turn-on Rise Time*	$t_{\rm r}$	$V_{P(DC)} = 300 \text{ V}, I_C = 30 \text{ A},$	_	0.09	_	μs
Turn-on Switching Time*	$t_{C(ON)}$	$V_{IN} = 0 \leftrightarrow 5 \text{ V}, T_J = 25 ^{\circ}\text{C};$	_	0.17	_	μs
Turn-off Time*	t _{OFF}	inductive load	_	1.16	_	μs
Turn-off Delay Time*	t _{d(OFF)}		_	1.02	_	μs
Turn-off Fall Time*	t_{f}		_	0.14	_	μs
Turn-off Switching Time *	$t_{C(OFF)}$		_	0.24	_	μs
Low-side Switching						
Diode Reverse Recovery Time *	t_{rr}		_	0.12	_	μs
Turn-on Time*	t_{ON}		_	0.66	_	μs
Turn-on Delay Time*	$t_{d(ON)}$		_	0.57	_	μs
Turn-on Rise Time*	$t_{\rm r}$	$V_{P(DC)} = 300 \text{ V}, I_C = 30 \text{ A},$	_	0.09	_	μs
Turn-on Switching Time*	$t_{C(ON)}$	$V_{IN} = 0 \leftrightarrow 5 \text{ V}, T_J = 25 ^{\circ}\text{C};$	_	0.16	_	μs
Turn-off Time*	t _{OFF}	inductive load	_	0.86	_	μs
Turn-off Delay Time*	t _{d(OFF)}		_	0.72	_	μs
Turn-off Fall Time*	t_{f}		_	0.14	_	μs
Turn-off Switching Time *	t _{C(OFF)}		_	0.22	_	μs

^{*} Guaranteed by design.

4.5.2. SAM265M50AA1

Parameter	Symbol	Conditions	Min.	Тур.	Max.	単位
Collector-to-Emitter Leakage	т	$V_{CE} = 650 \text{ V}, T_{J} = 25 ^{\circ}\text{C}$			0.15	mA
Current	I_{CES}	$V_{CE} = 650 \text{ V}, T_{J} = 125 ^{\circ}\text{C}$			0.75	mA
Collector-to-Emitter Saturation	17	$I_C = 50 \text{ A}, T_J = 25 ^{\circ}\text{C}$		1.7	2.2	V
Voltage	V _{CE(SAT)}	$I_C = 50 \text{ A}, T_J = 125 ^{\circ}\text{C}$	—	1.8	2.3	V
Diode Forward Voltage Drop	V _F	$I_F = 50 \text{ A}, T_J = 25 ^{\circ}\text{C}$	—	1.9	2.4	V
High-side Switching						
Diode Reverse Recovery Time*	t_{rr}		_	0.20	_	μs
Turn-on Time*	t _{ON}			0.80	_	μs
Turn-on Delay Time*	t _{d(ON)}			0.70	_	μs
Turn-on Rise Time*	t _r	$\begin{split} V_{P(DC)} = 300 \ V, \ I_C = 50 \ A, \\ V_{IN} = 0 &\leftrightarrow 5 \ V, \ T_J = 25 \ ^{\circ}C; \\ inductive \ load \end{split}$	_	0.10	_	μs
Turn-on Switching Time*	t _{C(ON)}		_	0.15	_	μs
Turn-off Time*	t _{OFF}		_	1.10	_	μs
Turn-off Delay Time*	t _{d(OFF)}		_	0.90	_	μs
Turn-off Fall Time*	t_{f}		_	0.20	_	μs
Turn-off Switching Time *	t _{C(OFF)}		_	0.25	_	μs
Low-side Switching						
Diode Reverse Recovery Time *	t_{rr}		_	0.25	_	μs
Turn-on Time*	t _{ON}		_	0.60	_	μs
Turn-on Delay Time*	$t_{d(ON)}$		_	0.50	_	μs
Turn-on Rise Time*	t _r	$V_{P(DC)} = 300 \text{ V}, I_C = 50 \text{ A},$	_	0.10	_	μs
Turn-on Switching Time*	t _{C(ON)}	$V_{IN} = 0 \leftrightarrow 5 \text{ V}, T_J = 25 \text{ °C};$	_	0.20	_	μs
Turn-off Time*	t _{OFF}	inductive load		0.80	_	μs
Turn-off Delay Time*	t _{d(OFF)}			0.60	_	μs
Turn-off Fall Time*	t_{f}			0.20	_	μs
Turn-off Switching Time *	t _{C(OFF)}			0.25	_	μs

^{*} Guaranteed by design.

5. Mechanical Characteristics

Parameter	Conditions	Min.	Тур.	Max.	Unit
Heatsink Mounting Screw	(2)	0.64	0.80	0.96	N·m
Torque ⁽¹⁾	(=)	6.6	8.2	9.8	kgf·cm
Flatness of Heatsink Attachment Area ⁽¹⁾	See Figure 5-1.	0	_	100	μm
Package Weight ⁽¹⁾		_	23	_	g

⁽¹⁾ Guaranteed by design.

⁽²⁾ Requires using a metric screw of M3 and a plain washer of 7 mm (φ). For more details about screw tightening, see Section 14.2.




Figure 5-1. Flatness Measurement Position

6. Insulation Distance

Parameter	Conditions	Min.	Тур.	Max.	Unit
Clearance ⁽¹⁾	Between heatsink and	3.0	3.1	_	mm
Creepage ⁽¹⁾⁽²⁾	leads. See Figure 6-1.	4.2	4.6	_	mm




Figure 6-1. Insulation Distance Definitions

⁽¹⁾ Guaranteed by design.

⁽²⁾ Refers to when a heatsink to be mounted is flat. If your application requires a clearance exceeding the maximum distance given above, use an alternative (e.g., a convex heatsink) that will meet the target requirement.

7. Truth Table

Table 7-1 is a truth table that provides the logic level definitions of operation modes.

In the case where INHx and INLx signals in each phase are high at the same time, both the high- and low-side IGBTs become on (simultaneous on-state).

Table 7-1. Truth Table for Operation Modes

Mode	INHx	INLx	High-side IGBT	Low-side IGBT	FO Pin Output
	L	L	OFF	OFF	
N 10	Н	L	ON	OFF	TT
Normal Operation	L	Н	OFF	ON	Н
	Н	Н	ON	ON	
	L	L	OFF	OFF	
External Shutdown Signal Input	Н	L	ON	OFF	
FO = L	L	Н	OFF	OFF	_
	Н	Н	ON	OFF	
	L	L	OFF	OFF	
VBx Pin Undervoltage Lockout	Н	L	OFF	OFF	Н
Operation (UVLO_VBx)	L	Н	OFF	ON	
	Н	Н	OFF	ON	
	L	L	OFF	OFF	
VCCL Pin Undervoltage Lockout Operation	Н	L	ON	OFF	L
(UVLO_VCCL)	L	Н	OFF	OFF	L
(0.102.002)	Н	Н	ON	OFF	
	L	L	OFF	OFF	
Overgonment Protection (OCP)	Н	L	ON	OFF	T
Overcurrent Protection (OCP)	L	Н	OFF	OFF	L
	Н	Н	ON	OFF	

8. **Block Diagram**

Figure 8-1 shows a block diagram, Figure 8-2 to Figure 8-4 show the internal circuit diagrams of the INHx or INLx pin, the FO pin, and the OCP pin.





Figure 8-1. Block Diagram



VCCL 1 1 MΩ FO(18) 50 Ω ≶ GND (1)

Figure 8-2. Internal Circuit Diagram of INHx or INLx Pin

Figure 8-3. Internal Circuit Diagram of FO Pin






Figure 8-4. Internal Circuit Diagram of OCP Pin

9. Pin Configuration Definitions

Top View (Heatsink Side)



Bottom View (Branding Side)



Pin Number	Pin Name	Description
1	VSU	U-phase high-side floating supply ground
2	VBU	U-phase high-side floating supply voltage input
3	VCCHU	U-phase high-side logic supply voltage input
4	INHU	Logic input for U-phase high-side gate driver
5	VSV	V-phase high-side floating supply ground
6	VBV	V-phase high-side floating supply voltage input
7	VCCHV	V-phase high-side logic supply voltage input
8	INHV	Logic input for V-phase high-side gate driver
9	VSW	W-phase high-side floating supply ground
10	VBW	W-phase high-side floating supply voltage input
11	VCCHW	W-phase high-side logic supply voltage input
12	INHW	Logic input for W-phase high-side gate driver
13*	NC	(No connection)
14	VCCL	Low-side logic supply voltage input
15	INLU	Logic input for U-phase low-side gate driver
16	INLV	Logic input for V-phase low-side gate driver
17	INLW	Logic input for W-phase low-side gate driver
18	FO	Fault signal output and shutdown signal input
19	OCP	Input for overcurrent protection
20	CFO	Capacitor connection for OCP hold time setting
21	GND	Logic ground
22	TH	Thermistor output
23	NW	W-phase low-side IGBT emitter
24	NV	V-phase low-side IGBT emitter
25	NU	U-phase low-side IGBT emitter
26	W	W-phase output
27	V	V-phase output
28	U	U-phase output
29	P	Positive DC bus supply voltage
30	NC	(No connection)

^{*} Pin trimmed.

10. Typical Application

CR filters and Zener diodes should be added to your application as needed. This is to protect each pin against surge voltages causing malfunctions, and to avoid the IC being used under the conditions exceeding the absolute maximum ratings where critical damage is inevitable. Then, check all the pins thoroughly under actual operating conditions to ensure that your application works flawlessly.




Figure 10-1. Typical Application Using a Single Shunt Resistor





Figure 10-2. Typical Application Using Three Shunt Resistors

11. Physical Dimensions


11.1. DIP30 (Leadform: 2540)



NOTES:

- Dimensions in millimeters
- Pb-free (RoHS compliant)


11.2. DIP30 (Leadform: 2541)




NOTES:

- Dimensions in millimeters
- Pb-free (RoHS compliant)

11.3. Reference PCB Hole Sizes



12. Marking Diagram



13. Functional Descriptions

Unless specifically noted, this section uses the following definitions:

- All the characteristic values given in this section are typical values.
- In the following functional descriptions, "HOx" denotes a gate input signal on the high-side IGBT, whereas "LOx" denotes a gate input signal on the low-side IGBT.
- For pin and peripheral component descriptions, this section employs a notation system that denotes a pin name with the arbitrary letter "x", depending on context. Thus, "R_{Sx}" is used when referring to any or all of the resistors R_{S1}, R_{S2}, and R_{S3}.

13.1. Turning On and Off the IC

The procedures listed below provide recommended startup and shutdown sequences. To turn on the IC properly, do not apply any voltage on the INHx and INLx pins until the VCCL pin voltage has reached a stable state ($V_{VCCL\ H} \ge 13.3\ V$).

It is required to fully charge bootstrap capacitors, $C_{BS1(x)}$ and $C_{BS2(x)}$, at startup (see Section 13.2.4).

To turn off the IC, set the INHx and INLx pins to logic low (or "L"), and then decrease the VCCL pin voltage.

13.2. Pin Descriptions

13.2.1. P

This is the input pin for the main supply voltage, i.e., the positive DC bus. All of the IGBT collectors of the high-side are connected to this pin. Voltages between the P and Nx pins should be set within the recommended range of the main supply voltage, $V_{P(DC)}$, given in Section 3

To suppress surge voltages, put a bypass capacitor of $\geq 0.1 \, \mu F$, C_S , near the P pin and an electrolytic capacitor, $C_{P(DC)}$, with a minimal length of PCB traces to the P pin.

13.2.2. U, V, and W

These pins are the outputs of the three phases, and serve as the connection terminals to the 3-phase motor. The U, V, and W pins are internally connected to the VSU, VSV, and VSW pins, respectively.

13.2.3. NU, NV, and NW

These are the emitter pins of the low-side IGBTs and are externally connected to shunt resistors, R_{Sx} .

When connecting a shunt resistor, place it as near as possible to the IC with a minimum length of traces to the

Nx and GND pins.

13.2.4. VBU, VBV, and VBW

These are the inputs of the high-side floating power supplies for the individual phases.

Voltages across the VBx and VSx pins should be maintained within the defined range (i.e., the VBx–VSx Pin Voltage, $V_{VBx-VSx}$) in Section 3.

In each phase, a bootstrap capacitor, $C_{BS1(x)}$, should be connected between the VBx and VSx pins. For proper startup, turn on the low-side transistor first, then fully charge the bootstrap capacitor, $C_{BS1(x)}$. For the capacitance of the bootstrap capacitors, $C_{BS1(x)}$, choose the values that satisfy Equations (1) and (2). Note that capacitance tolerance and DC bias characteristics must be taken into account when you choose appropriate values for $C_{BS1(x)}$.

SAM265M30AA1:

$$C_{BS1(x)} (\mu F) > (60 \times f_{PWM} + 90) \times t_{L(OFF)} (s)$$
 (1)

SAM265M50AA1:

$$C_{BS1(x)} (\mu F) > (110 \times f_{PWM} + 90) \times t_{L(OFF)} (s)$$

$$4.7 \,\mu\text{F} \le C_{\text{BS1(x)}} \le 100 \,\mu\text{F}$$
 (2)

In Equation (1), let $t_{L(OFF)}$ be the maximum off-time of the low-side transistor (i.e., the non-charging time of $C_{BS1(x)}$), measured in seconds.

Even while the high-side transistor is not on, voltage across the bootstrap capacitor keeps decreasing due to power dissipation in the IC. When the VBx pin voltage decreases to $V_{VBx-VSx_L}$ or less, the VBx pin undervoltage lockout (UVLO_VBx) starts operating (see Section 13.3.3.1). Therefore, actual board checking should be done thoroughly to validate that voltage across the VBx pin maintains over 12.3 V ($V_{VBx} > V_{VBx-VSx_L}$) during a low-frequency operation such as a startup period.

As Figure 13-1 shows, bootstrap diodes, $D_{B(x)}$, and current-limiting resistors, $R_{B(x)}$, are internally placed in series between the VCCHx and VBx pins. Time constant for the charging time of $C_{BS1(x)}$, τ , can be computed by Equation (3):

$$\tau = C_{BS1(x)} \times R_{B(x)}, \qquad (3)$$

where $C_{BS1(x)}$ is the optimized capacitance of the bootstrap capacitor, and $R_{B(x)}$ is the resistance of the current-limiting resistor (20 $\Omega \pm 20\%$).




Figure 13-1. Bootstrap Circuit

Figure 13-2 shows an internal level-shifting circuit. And Figure 13-3 shows operational waveforms of the level-shifting circuit. A high-side output signal, HOx, is generated according to an input signal on the INHx pin. When an input signal on the INHx pin transits from low to high (rising edge), a "Set" signal is generated. When the INHx input signal transits from high to low (falling edge), a "Reset" signal is generated. These two signals are then transmitted to the high-side by the level-shifting circuit and are input to the SR flip-flop circuit. Finally, the SR flip-flop circuit feeds an output signal, Q (i.e., HOx).




Figure 13-2. Internal Level-shifting Circuit




Figure 13-3. Operational Waveforms of Level-shifting Circuit

13.2.5. VSU, VSV, and VSW

These pins are the grounds of the high-side floating power supplies for each phase, and are connected to the negative nodes of bootstrap capacitors, C_{BS1(X)} and C_{BS2(X)}. The VSU, VSV, and VSW pins are internally connected to the U, V, and W pins, respectively.

13.2.6. VCCHU, VCCHV, VCCHW, and **VCCL**

The VCCHU, VCCHV, and VCCHW pins are the power supply pins for the built-in high-side control MICs. The VCCL pin is the power supply pin for the built-in low-side control MIC. The VCCHx and VCCL pins must be externally connected on a PCB because they are not internally connected. To prevent malfunction induced by supply ripples or other factors, connect a capacitor of \geq 22 µF (C_{VCC1}) and a capacitor of 0.47 µF to 2.2 µF (C_{VCC2(L)}) between the VCCL and GND pins with a minimal length of traces. In addition, connect a capacitor of 0.47 μF to 2.2 μF ($C_{VCC2(Hx)}$) between the VCCHx and GND pins with a minimal length of traces.

To prevent damage caused by surge voltages, put a 16.5 V to 20 V Zener diode, D_{VCC}, between the VCCL and GND pins.

Voltage to be applied between the VCCHx and GND pins should be regulated within the recommended operational range of V_{VCCHx}, given in Section 3. Voltage to be applied between the VCCL and GND pins should be regulated within the recommended operational range of V_{VCCL}, given in Section 3.

13.2.7. GND

This is the logic ground pins for the IC. For proper control, the control parts of the IC must be connected to the GND pin. Varying electric potential of the logic ground can be a cause of improper operations. Therefore, connect the logic ground as close and short as possible to

a shunt resistor, R_S , at a single-point ground (or star ground) which is separated from the power ground (see Figure 13-4). Moreover, extreme care should be taken in designing a PCB so that currents from the power ground do not affect the GND pin.




Figure 13-4. Connections to Logic Ground

13.2.8. INHU, INHV, and INHW; INLU, INLV, and INLW

These are the input pins of the internal motor drivers for each phase. The INHx pin acts as a high-side controller; the INLx pin acts as a low-side controller. Figure 13-5 shows an internal circuit diagram of the INHx or INLx pin. This is a comparator circuit with a built-in pull-down resistor.

Input signals across the INHx–GND and the INLx–GND pins in each phase should be set within the ranges provided in Table 13-1, below. Note that dead time setting must be done for INHx and INLx signals because the IC does not have a dead time generator.

The higher PWM carrier frequency rises, the more switching loss increases. Hence, the PWM carrier frequency must be set so that operational case temperatures and junction temperatures have sufficient margins against the absolute maximum ranges, specified in Section 2.

If the signals from the microcontroller become unstable, the IC may result in malfunctions. To avoid such malfunctions, set the microcontroller output line not to have high-impedance outputs. Also, if the traces from the microcontroller to the INHx or INLx pin (or both) are too long, the traces may be interfered by noise. Therefore, it is recommended to add an additional filter near the INHx or INLx pin as needed (see Figure 13-6).

Here are filter circuit constants for reference:

- R_{INHx} , R_{INLx} : 47 Ω to 220 Ω
- C_{INHx}, C_{INLx}: 100 pF to 1500 pF

Care should be taken in adding R_{INHx} and R_{INLx} to the traces. When they are connected to each other, the input voltage of the INHx and INLx pins becomes slightly

lower than the output voltage of the microcontroller.

Table 13-1. Input Signals for INHx and INLx Pins

Parameter	High Level Signal	Low Level Signal			
Input Voltage	3 V < V _{IN} < 5 V	$0 \ V < V_{IN} < 0.5 \ V$			
Input Pulse Width	≥1.5 μs	≥1.5 μs			
PWM Carrier Frequency	$5 \text{ kHz} \le f_{SW} \le 20 \text{ kHz}$				
Dead Time	≥1.5 μs				




Figure 13-5. Internal Circuit Diagram of INHx or INLx Pin




Figure 13-6. Filter Circuit for INHx or INLx Pin

13.2.9. OCP

This pin serves as the input of the overcurrent protection (OCP) which monitors the currents flowing through the low-side output transistors. Section 13.3.4 provides further information about the OCP circuit configuration and its mechanism.

13.2.10. CFO

The CFO pin determines the FO Pin OCP Hold Time, t_{FO} , during the overcurrent protection (OCP) operation. To set t_{FO} , connect a capacitor, C_{CFO} , between the CFO and GND pins. Figure 13-7 shows how the OCP hold time,

 $t_{FO},$ and the capacitor, $C_{CFO},$ are related. C_{CFO} should have a capacitance of 0.01 μF to 1 $\mu F.$




Figure 13-7. CFO Pin Capacitor, C_{CFO} vs. FO Pin OCP Hold Time, t_{FO}

13.2.11. FO

This pin operates as the fault signal output and the shutdown signal input. Sections 13.3.1 and 13.3.2 explain the two functions in detail, respectively.

Figure 13-8 illustrates an internal circuit diagram of the FO pin and its peripheral circuit. Because of its open-collector nature, the FO pin should be tied by a pull-up resistor, $R_{\rm FO}$, to the external power supply. The external power supply voltage (i.e., the FO Pin Pull-up Voltage, $V_{\rm FO_PU}$) should range from 3.0 V to 5.5 V. Therefore, it is recommended to use a 5.5 k Ω to 33 k Ω pull-up resistor.

To suppress noise, add a filter capacitor, C_{FO} , near the IC with minimizing a trace length between the FO and GND pins. The value of C_{FO} must be set to ≤ 3300 pF.

For avoiding repeated OCP activations, the external microcontroller must shut off any input signals to the IC within a fixed hold time, t_{FO} , after the internal MOSFET (Q_{FO}) turn-on. t_{FO} is the value where minimum values of thermal characteristics are taken into account (for more details, see Section 13.3.4).




Figure 13-8. Internal Circuit Diagram of FO Pin and Its Peripheral Circuit

13.2.12. TH

The SAM265Mx0AA1 series incorporates a thermistor

which monitors the temperatures inside the IC.

Figure 13-9 illustrates an internal circuit diagram of the TH pin and its peripheral circuit. The both ends of the internal thermistor are connected to the TH and GND pins, respectively.

Connect a noise filter capacitor, C_{TH} , between the TH and GND pins. C_{TH} should have a capacitance of $\geq 0.1~\mu F$. Then, place C_{TH} as close as possible to the IC, and connect it between the pin connected to the microcontroller and the TH pin with minimizing respective trace lengths.

In addition, connect the external power supply, V_{TH_PU} , and the resistor, R_{TH} , to the TH pin. The external power supply, V_{TH_PU} , should have voltages ranging from 3.0 V to 5.5 V. Table 13-2 provides the recommended values for R_{TH} according to the external power supply.




Figure 13-9. Internal Circuit Diagram of TH Pin and Its Peripheral Circuit

Table 13-2. Recommended R_{TH} Values

V (V)	$R_{TH}\left(k\Omega ight)$				
$V_{TH_PU}(V)$	Min.	Тур.	Max.		
3.3	6.8	15	33		
5.0	10	22	47		

The following figures show the relationships between the V_{TH} voltage and the thermistor temperature when $V_{TH_PU} = 3.3 \text{ V}$ (Figure 13-10) and when $V_{TH_PU} = 5.0 \text{ V}$ (Figure 13-11). Be sure to set the external power supply, V_{TH_PU} , and the resistor, R_{TH} , according to the thermistor temperature to be detected.




Figure 13-10. V_{TH} Voltage vs. Thermistor Temperature ($V_{TH PU} = 3.3 V$)




Figure 13-11. V_{TH} Voltage vs. Thermistor Temperature ($V_{TH PU} = 5.0 \text{ V}$)

The SAM265Mx0AA1 series does not have any protection against overtemperature; therefore, the motor must be externally controlled when a temperature rise occurs, or be controlled with such protective measures. Moreover, note that the TH pin output does not provide the temperature followability, especially when a rapid temperature rise in the output transistors occurs during motor lock and short circuit conditions.

13.3. Protection Functions

This section describes the various protection circuits provided in the SAM265Mx0AA1 series. The protection circuits include the VBx pin undervoltage lockout for power supply (UVLO_VBx), the VCCL pin undervoltage lockout for power supply (UVLO VCCL), and the overcurrent protection (OCP).

In case the UVLO VCCL or OCP circuit is activated, the FO pin outputs a fault signal; as a result, the external microcontroller can stop the operations of the three phases by receiving the fault signal. The external microcontroller can also shut down IC operations by inputting a fault signal to the FO pin.

13.3.1. Fault Signal Output

In case one or more of the following protections are actuated, an internal transistor, QFO, turns on, then the FO pin becomes logic low (0.09 V).

- 1) VCCL pin undervoltage lockout for power supply (UVLO_VCCL)
- Overcurrent protection (OCP)

While the FO pin is in the low state, all the low-side transistors turn off. In normal operation, the FO pin outputs a high signal of about 5 V. The FO Pin OCP Hold Time, t_{FO} , is determined by a value of the capacitor, C_{CFO} , connected to the CFO pin (see Section 13.2.10).

For avoiding repeated OCP activations, the external microcontroller must shut off any input signals to the IC within a fixed hold time, t_{FO}, after the internal MOSFET (Q_{FO}) turn-on. t_{FO} is the value where minimum values of thermal characteristics are taken into account (for more details, see Section 13.3.4).

13.3.2. Shutdown Signal Input

The FO pin also acts as the input pin of shutdown signals. When the FO pin becomes logic low, all the lowside transistors turn off. The voltages and pulse widths of shutdown signals should be set as listed in Table 13-3.

Table 13-3. Shutdown Signals

Parameter	High Level Signal	Low Level Signal
FO Pin Voltage	$3 \text{ V} < \text{V}_{FO} < 5.5 \text{ V}$	$0 \text{ V} < V_{FO} < 0.5 \text{ V}$
Input Pulse Width	≥3.0 μs	≥3.0 µs

When the FO pin becomes logic high, all the low-side transistors operate according to input signals to the INLx pin. The FO pin has an internal filter circuit of 2.5 µs to prevent noise-induced malfunctions.

Figure 13-12 shows the operational waveforms at shutdown signal input. Figure 13-13 illustrates an internal circuit diagram of the FO pin and its peripheral circuit.




Figure 13-12. Operational Waveforms at Shutdown Signal Input




Figure 13-13. Internal Circuit Diagram of FO Pin and Its Peripheral Circuit

13.3.3. Undervoltage Lockout for Power Supply (UVLO)

In case the gate-driving voltages of the output transistors decrease, their steady-state power dissipations increase. This overheating condition may cause permanent damage to the IC in the worst case. To prevent this event, the IC has the undervoltage lockout (UVLO) circuits for each of the VBx and VCCL pins.

13.3.3.1.VBx Pin Undervoltage Lockout (UVLO_VBx)

Figure 13-14 shows operational waveforms of the VBx pin undervoltage lockout for power supply (i.e., UVLO_VBx).

When the voltage between the VBx and VSx pins (VBx–VSx) decreases to $V_{VBx-VSx_L} = 11.6 \text{ V}$ or less, the UVLO_VBx circuit in the corresponding phase gets activated and sets an HOx signal to logic low.

When the voltage between the VBx and VSx pins

increases to $V_{VBx cdot VSx_H} = 12.1 cdot V$ or more, the IC releases the UVLO_VBx condition. Then, the HOx signal becomes logic high at the rising edge of the first input command after the UVLO_VBx release.

Any fault signals are not output from the FO pin during the UVLO_VBx operation. The VBx pin has an internal filter circuit of about 1.8 μs to prevent noise-induced malfunctions.




Figure 13-14. UVLO_VBx Operational Waveforms

13.3.3.2.VCCL Pin Undervoltage Lockout (UVLO_VCCL)

Figure 13-15 shows operational waveforms of the VCCL pin undervoltage lockout for power supply (i.e., UVLO VCCL).

When the VCCL pin voltage decreases to $V_{VCCL_L} = 12.1 \text{ V}$ or less, the UVLO_VCCL circuit gets activated and sets an LOx signal to logic low.

When the VCCL pin voltage increases to $V_{VCCL_H} = 12.6~V$ or more, the IC releases the UVLO_VCCL condition. Then it resumes transmitting the LOx signal according to an input command on the INLx pin.

During the UVLO_VCCL operation, the FO pin becomes logic low and sends fault signals. The VCCL pin has an internal filter circuit of about $1.8~\mu s$ to prevent noise-induced malfunctions.




Figure 13-15. UVLO_VCCL Operational Waveforms

13.3.4. Overcurrent Protection (OCP)

The OCP pin has the overcurrent protection (OCP) circuit. Figure 13-16 is an internal circuit diagram describing the OCP pin and its peripheral circuit.

The OCP pin detects overcurrents with voltage across an external shunt resistor, R_S . Because the OCP pin is internally pulled down, the OCP pin voltage increases proportionally to a rise in the current running through the shunt resistor, R_S .




Figure 13-16. Internal Circuit Diagram of OCP Pin and Its Peripheral Circuit

Figure 13-17 shows operational waveforms when the OCP pin detects an overcurrent condition. When the OCP pin voltage increases to $V_{\text{OCP_H}} = 0.50 \text{ V}$ or more, and remains in this condition for 0.29 μs or longer, the OCP circuit is activated. When the OCP is activated, the IC

puts an LOx signal and the FO pin to logic low. The low-side transistors turn off as the LOx signal becomes logic low; as a result, output current decreases. Even if the OCP pin voltage falls below $V_{\text{OCP_L}}$, the IC holds the FO pin in the low state for a fixed OCP hold time (t_{FO}). The low-side transistors also remain turned off during this period. Then, the output transistors operate according to input signals.

The OCP pin has an internal filter circuit of about 0.29 µs to prevent noise-induced malfunctions.

The FO Pin OCP Hold Time, t_{FO} , is determined by a value of the capacitor, C_{CFO} , connected to the CFO pin (see Section 13.2.10).




Figure 13-17. OCP Operational Waveforms

The OCP is used for detecting abnormal conditions, such as an output transistor shorted. In case short-circuit conditions occur repeatedly, the output transistors can be destroyed. For this reason, motor operations must be controlled by the external microcontroller so that it can immediately stop the motor when fault signals are detected.

The external microcontroller receives the fault signals with its interrupt pin (INT), and must be programmed to put the INHx and INLx pins to logic low within a predetermined OCP hold time, $t_{\rm FO}$. To resume the motor operation thereafter, set the motor to be resumed after a lapse of ≥ 2 seconds.

For proper shunt resistor setting, your application must meet the following:

- Use the shunt resistor that has a recommended resistance, R_S (see Section 3).
- Set the OCP pin input voltage to vary within the rated OCP pin voltages, V_{OCP} (see Section 2).
- Keep the current through the output transistors below the rated collector current (peak), I_{CP} (see Section 2).
- Surface-mount current detection resistor
- Allowable tolerance: ±2% or less
- Thermal coefficient: ±200 ppm/°C or less

It is required to use a resistor with low internal inductance because high-frequency switching current will flow through the shunt resistor, $R_{\rm S}$. In addition, choose a resistor with allowable power dissipation according to your application.

When you connect a CR filter (i.e., a pair of a filter resistor, $R_{\rm F}$, and a filter capacitor, $C_{\rm F}$) to the OCP pin, care should be taken in setting the time constants of $R_{\rm F}$ and $C_{\rm F}$. The larger the time constant, the longer the time that the OCP pin voltage rises to $V_{\rm OCP_H}$. And this may cause permanent damage to the transistors. Be sure to set the time constants of $R_{\rm F}$ and $C_{\rm F}$ to 1.5 μs or less so that the OCP can start to operate within 2.0 μs when a short circuit condition occurs. And place $C_{\rm F}$ as close as possible to the IC with minimizing a trace length between the OCP and GND pins.

Note that overcurrents are undetectable when one or more of the U, V, and W pins or their traces are shorted to ground (ground fault). In case any of these pins falls into a state of ground fault, the output transistors may be destroyed.

14. Design Notes

14.1. PCB Pattern Layout

Figure 14-1 shows a schematic diagram of a motor driver circuit. The motor driver circuit consists of current paths having high frequencies and high voltages, which also bring about negative influences on IC operation, noise interference, and power dissipation. Therefore, PCB trace layouts and component placements play an important role in circuit designing. Current loops (especially, between the P pin, C_{P(DC)}, and the Nx pin) should be as small and wide as possible, in order to maintain a low-impedance state. In addition, ground traces should be as wide and short as possible so that radiated EMI levels can be reduced.

A shunt resistor, R_S , should be placed as close as possible to the IC with minimizing a trace length between the Nx pin and a capacitor, $C_{P(DC)}$.

Varying electric potential of the logic ground can be a cause of improper operations. Therefore, connect the logic ground as close and short as possible to the shunt resistor, R_S, at a single-point ground (or star ground) which is separated from the power ground (see Figure 14-1). Moreover, extreme care should be taken when wiring so that currents from the power ground do not affect the logic ground (e.g., the control ground trace is not placed parallel near the power ground, and these traces are not crossed as much as possible).

To reduce the noise effect to the OCP pin, connect the overcurrent detection trace as near as possible to the shunt resistor, R_S (see Figure 14-1 and Figure 14-2). Also, place the overcurrent detection trace parallel to the logic ground trace and connect it to the OCP pin.

High-frequency, high-voltage current loops should be as small and wide as possible.

U1

P 29

VP(DC)

NU 25

Rs

VP(DC)

VP(DC)

Rs

Ground traces should be wide and short.

Create a single-point ground (a star ground) near Rs, but keep it separated from the power ground.

Place the overcurrent detection trace parallel to the logic ground trace.

Figure 14-1. High-frequency and High-voltage Current Paths, and Connections to Logic Ground

To reduce noises generated by electromagnetic induction by high-frequency current, use a double-sided board to offset the magnetic field. For example, as shown in Figure 14-2, design the trace from the P pin to $C_{P(DC)}$ on the front side, and the trace from $C_{P(DC)}$ to the Nx pin on the back side. Then, overlap these traces. The currents flowing from the P pin to $C_{P(DC)}$, and from $C_{P(DC)}$ to the Nx pin are the same value. Thus, overlapping these traces so that their current directions are opposite offsets the generated magnetic field, and reduces the noises.




Figure 14-2. Peripheral Layout Example of C_{P(DC)} (Double-sided Board)

14.2. Considerations in Heatsink Mounting

The following are the key considerations and the guidelines for mounting a heatsink:

- Be sure to use a metric screw of M3 and a plain washer of 7 mm (φ). To tighten the screws, use a torque screwdriver. Tighten the two screws firstly up to 20% to 30% of the maximum screw torque, then finally up to 100% of the prescribed maximum screw torque. Perform appropriate tightening within the range of screw torque defined in Section 5. The order of the screws does not matter to the temporary tightening. Note that the sequence when the screws are tightened finally must be the same order as these are tightened firstly.
- When mounting a heatsink, it is recommended to use silicone greases. If a thermally conductive sheet or an electrically insulating sheet is used, package cracks may be occurred due to creases at screw tightening. Therefore, you should conduct thorough evaluations before using these materials.
- When applying a silicone grease, make sure that there are no foreign substances between the IC and a heatsink. Extreme care should be taken not to apply a

© SANKEN ELECTRIC CO., LTD. 2019

silicone grease onto any device pins as much as possible. The following requirements must be met for proper grease application:

- Grease thickness: 100 μm to 200 μm

14.3. Considerations in IC Characteristics Measurement

When checking the characteristics of the internal switching elements (IGBTs and freewheeling diodes), the IGBTs may result in permanent damage unless these are measured appropriately. Therefore, the following should be taken into account. The absolute maximum rating of the Collector-to-Emitter Voltage, V_{CES}, is 650 V.

- Do not measure the withstand voltage of the internal IGBTs. Applying the voltage of V_{CES} or more between the collector and emitter may degrade the IGBTs.
- Measurement condition of the leakage current of the internal IGBTs must be below V_{CES}.
- The leakage current value is the total leakage current of such as IGBT, freewheeling diode, control IC, and bootstrap diode. These leakage currents can not be measured individually.
- When measuring leakage current of the IGBTs, note that the gate and emitter of the IGBT must be the same potential. The gate of the high-side IGBT is pulled down to the emitter inside the IC, but the gate of the low-side IGBT is pulled down to the COM pin inside the IC. To prevent damage of the IGBTs, the Nx and COM pins shoud be shorted and measured.

The following are circuit diagrams representing typical measurement circuits for breakdown voltage: Figure 14-3 shows the high-side IGBT (Q_{LH}) in the U-phase; Figure 14-4 shows the low-side IGBT (Q_{LU}) in the U-phase.




Figure 14-3. Typical Measurement Circuit for High-side IGBT (Q_{HU}) in U-phase




Figure 14-4. Typical Measurement Circuit for Low-side IGBT (Q_{LU}) in U-phase

15. Calculating Power Losses and Estimating Junction Temperature

This section describes the procedures to calculate power losses in a switching transistor, and to estimate a junction temperature. Note that the descriptions listed here are applicable to the SAM265Mx0AA1 series, which is controlled by a 3-phase sine-wave PWM driving strategy.

Total power loss in an IGBT can be obtained by taking the sum of steady-state loss, P_{ON} , and switching loss, P_{SW} . The following subsections contain the mathematical procedures to calculate the power losses in an IGBT and its junction temperature.

For quick and easy references, we offer calculation support tools online. Please visit our website to find out more.

 DT0076: SAM265Mx0AA1 Calculation Tool https://www.semicon.sanken-ele.co.jp/en/calc-tool/igbt1_caltool_automotive_en.html

15.1. IGBT Steady-state Loss, Pon

Figure 15-1 shows the linear approximation ($V_{CE(SAT)} = \alpha \times I_C + \beta$) based on the $V_{CE(SAT)}$ vs. I_C curve at a range the I_C is actually used.

The values gained by the above calculation are then applied as parameters in Equation (4), below. Hence, the equation to obtain the IGBT steady-state loss, P_{ON} , is:

$$P_{ON} = \frac{1}{2\pi} \int_{0}^{\pi} V_{CE(SAT)}(\phi) \times I_{C}(\phi) \times DT \times d\phi$$

$$= \frac{1}{2} \alpha \left(\frac{1}{2} + \frac{4}{3\pi} M \times \cos \theta \right) I_{M}^{2} + \frac{\sqrt{2}}{\pi} \beta \left(\frac{1}{2} + \frac{\pi}{8} M \times \cos \theta \right) I_{M}.$$
 (4)

Where:

 $V_{\text{CE(SAT)}}$ is the collector-to-emitter saturation voltage of the IGBT (V),

I_C is the collector current of the IGBT (A), DT is the duty cycle, which is given by

$$DT = \frac{1 + M \times \sin(\phi + \theta)}{2},$$

M is the modulation index (0 to 1), $\cos\theta$ is the motor power factor (0 to 1), I_M is the effective motor current (A), α is the slope of the linear approximation in the $V_{CE(SAT)}$ vs. I_C curve, and

 β is the intercept of the linear approximation in the $V_{\text{CE(SAT)}}$ vs. I_{C} curve.




Figure 15-1. Linear Approximate Equation of $V_{CE(SAT)}$ vs. I_C

15.2. IGBT Switching Loss, Psw

Switching loss in an IGBT, P_{SW} , can be calculated by Equation (5), letting I_M be the effective current value of the motor:

$$P_{SW} = \frac{\sqrt{2}}{\pi} \times f_C \times \alpha_E \times I_M \times \frac{V_{P(DC)}}{300}.$$
 (5)

Where:

f_C is the PWM carrier frequency (Hz),

 $V_{P(DC)}$ is the main power supply voltage (V), i.e., the P pin input voltage, and

 α_E is the slope of the switching loss curve (see Section 16.2.2).

15.3. Estimating Junction Temperature of IGBT

The junction temperature of an IGBT, T_J , can be estimated with Equation (6):

$$T_{\rm I} = R_{\rm (I-C)O} \times (P_{\rm ON} + P_{\rm SW}) + T_{\rm C}$$
 (6)

Where:

 $R_{\text{(J-C)Q}}$ is the junction-to-case thermal resistance per IGBT (°C/W), and

T_C is the case temperature (°C), measured at the point defined in Section 4.4.

16. Performance Curves

16.1. Transient Thermal Resistance Curves




Figure 16-1. Transient Thermal Resistance: SAM265M30AA1




Figure 16-2. Transient Thermal Resistance: SAM265M50AA1

16.2. Performance Curves of Output Parts

16.2.1. Output Transistor Performance Curves

16.2.1.1. SAM265M30AA1




Figure 16-3. IGBT $V_{CE(SAT)}$ vs. I_C

Figure 16-4. Freewheeling Diode V_F vs. I_F

16.2.1.2. SAM265M50AA1




Figure 16-5. IGBT $V_{CE(SAT)}$ vs. I_C

Figure 16-6. Freewheeling Diode V_F vs. I_F

16.2.2. Switching Loss Curves

Conditions: P pin voltage = 300 V, half-bridge circuit with inductive load. Switching Loss, E, is the sum of turn-on loss and turn-off loss.

16.2.2.1. SAM265M30AA1




Figure 16-7. High-side Switching Loss

Figure 16-8. Low-side Switching Loss

16.2.2.2. SAM265M50AA1




Figure 16-9. High-side Switching Loss

Figure 16-10. Low-side Switching Loss

16.3. Allowable Effective Current Curves

The following curves represent allowable effective currents in 3-phase sine-wave PWM driving with parameters such as maximum $V_{\text{CE(SAT)}}$ and maximum switching losses.

Operating conditions: P pin input voltage, $V_{P(DC)} = 300 \text{ V}$; VCCHx pin input voltage, $V_{VCCHx} = 15 \text{ V}$; VCCL pin input voltage, $V_{VCCL} = 15 \text{ V}$; modulation index, M = 1.0; junction temperature, $T_J = 150 \text{ °C}$; output frequency = 60 Hz.

16.3.1. SAM265M30AA1




Figure 16-11. Allowable Effective Current ($f_C = 5 \text{ kHz}$)




Figure 16-12. Allowable Effective Current ($f_C = 20 \text{ kHz}$)

16.3.2. SAM265M50AA1




Figure 16-13. Allowable Effective Current ($f_C = 5 \text{ kHz}$)




Figure 16-14. Allowable Effective Current ($f_C = 20 \text{ kHz}$)

Important Notes

- All data, illustrations, graphs, tables and any other information included in this document (the "Information") as to Sanken's products listed herein (the "Sanken Products") are current as of the date this document is issued. The Information is subject to any change without notice due to improvement of the Sanken Products, etc. Please make sure to confirm with a Sanken sales representative that the contents set forth in this document reflect the latest revisions before use.
- The Sanken Products are intended for use as components of electronic equipment or apparatus (transportation equipment and its control systems, home appliances, office equipment, telecommunication equipment, measuring equipment, etc.). Prior to use of the Sanken Products, please put your signature, or affix your name and seal, on the specification documents of the Sanken Products and return them to Sanken. If considering use of the Sanken Products for any applications that require higher reliability (traffic signal control systems or equipment, disaster/crime alarm systems, etc.), you must contact a Sanken sales representative to discuss the suitability of such use and put your signature, or affix your name and seal, on the specification documents of the Sanken Products and return them to Sanken, prior to the use of the Sanken Products. The Sanken Products are not intended for use in any applications that require extremely high reliability such as: aerospace equipment; nuclear power control systems; and medical equipment or systems, whose failure or malfunction may result in death or serious injury to people, i.e., medical devices in Class III or a higher class as defined by relevant laws of Japan (collectively, the "Specific Applications"). Sanken assumes no liability or responsibility whatsoever for any and all damages and losses that may be suffered by you, users or any third party, resulting from the use of the Sanken Products in the Specific Applications or in manner not in compliance with the instructions set forth herein.
- In the event of using the Sanken Products by either (i) combining other products or materials or both therewith or (ii) physically, chemically or otherwise processing or treating or both the same, you must duly consider all possible risks that may result from all such uses in advance and proceed therewith at your own responsibility.
- Although Sanken is making efforts to enhance the quality and reliability of its products, it is impossible to completely avoid the occurrence of any failure or defect or both in semiconductor products at a certain rate. You must take, at your own responsibility, preventative measures including using a sufficient safety design and confirming safety of any equipment or systems in/for which the Sanken Products are used, upon due consideration of a failure occurrence rate and derating, etc., in order not to cause any human injury or death, fire accident or social harm which may result from any failure or malfunction of the Sanken Products. Please refer to the relevant specification documents and Sanken's official website in relation to derating.
- No anti-radioactive ray design has been adopted for the Sanken Products.
- The circuit constant, operation examples, circuit examples, pattern layout examples, design examples, recommended examples, all information and evaluation results based thereon, etc., described in this document are presented for the sole purpose of reference of use of the Sanken Products.
- Sanken assumes no responsibility whatsoever for any and all damages and losses that may be suffered by you, users or any third party, or any possible infringement of any and all property rights including intellectual property rights and any other rights of you, users or any third party, resulting from the Information.
- No information in this document can be transcribed or copied or both without Sanken's prior written consent.
- Regarding the Information, no license, express, implied or otherwise, is granted hereby under any intellectual property rights and any other rights of Sanken.
- Unless otherwise agreed in writing between Sanken and you, Sanken makes no warranty of any kind, whether express or implied, including, without limitation, any warranty (i) as to the quality or performance of the Sanken Products (such as implied warranty of merchantability, and implied warranty of fitness for a particular purpose or special environment), (ii) that any Sanken Product is delivered free of claims of third parties by way of infringement or the like, (iii) that may arise from course of performance, course of dealing or usage of trade, and (iv) as to the Information (including its accuracy, usefulness, and reliability).
- In the event of using the Sanken Products, you must use the same after carefully examining all applicable environmental laws and
 regulations that regulate the inclusion or use or both of any particular controlled substances, including, but not limited to, the EU
 RoHS Directive, so as to be in strict compliance with such applicable laws and regulations.
- You must not use the Sanken Products or the Information for the purpose of any military applications or use, including but not limited to the development of weapons of mass destruction. In the event of exporting the Sanken Products or the Information, or providing them for non-residents, you must comply with all applicable export control laws and regulations in each country including the U.S. Export Administration Regulations (EAR) and the Foreign Exchange and Foreign Trade Act of Japan, and follow the procedures required by such applicable laws and regulations.
- Sanken assumes no responsibility for any troubles, which may occur during the transportation of the Sanken Products including the falling thereof, out of Sanken's distribution network.
- Although Sanken has prepared this document with its due care to pursue the accuracy thereof, Sanken does not warrant that it is error free and Sanken assumes no liability whatsoever for any and all damages and losses which may be suffered by you resulting from any possible errors or omissions in connection with the Information.
- Please refer to our official website in relation to general instructions and directions for using the Sanken Products, and refer to the relevant specification documents in relation to particular precautions when using the Sanken Products.
- All rights and title in and to any specific trademark or tradename belong to Sanken and such original right holder(s).

DSGN-AEZ-16003