# LLC Current-Resonant Off-Line Switching Control IC SSC9522S



# **Description**

The SSC9522S is a controller IC (SMZ\* method) for half-bridge resonant type power supply, incorporating a floating drive circuit for the high-side power MOSFET drive.

The product achieves high efficiency, low noise and high cost-performance power supply systems with few external components.

\*SMZ; Soft-switched Multi-resonant Zero Current switch (All switching periods work with soft switching operation.)

### **Features**

- Built-in floating drive circuit for high-side power MOSFET
- Soft Start Function
- Capacitive Mode Operation Detection Function (Pulse-by-pulse)
- Automatic Dead Time Adjustment Function
- Brown-in and Brown-out Function
- Protections

High-side Driver UVLO Protection
External Latched Shutdown Function
Overcurrent Protection (OCP): Three steps protection
corresponding to overcurrent levels
Overload Protection (OLP): Latched shutdown

Overvoltage Protection (OVP): Latched shutdown Thermal Shutdown (TSD): Latched shutdown

# **Package**

SOP18



Not to Scale


# **Electrical Characteristics**

- Absolute maximum rating of VCC pin is 35 V
- Minimum oscillation frequency is 28.3 kHz (typ.)
- Maximum oscillation frequency is 300 kHz (typ.)

# **Applications**

- Digital appliance
- Office automation equipment
- Industrial equipment
- Communication equipment, etc

# **Typical Application**



# **Contents**

Description	1
Contents	2
1. Absolute Maximum Ratings	3
2. Electrical Characteristics	4
3. Block Diagram	
4. Pin Configuration Definitions	
6. Physical Dimensions	
7. Marking Diagram	8
8. Operational Description	9
8.1 Resonant Circuit Operation	9
8.2 Startup Operation	
8.3 Soft Start Function	13 13
8.6 Automatic Dead Time Adjustment Function	14
8.7 Capacitive Mode Operation Detection Function	15
8.8 Brown-in and Brown-out Function	16
8.9 External Latched Shutdown Function	17
8.10 Overcurrent Protection (OCP)	
8.11 Overload Protection (OLP)	
8.12 Overvoltage Protection (OVP)	19
8.13 Thermal Shutdown (TSD)	19
9. Design Notes	19
9.1 External Components	
9.2 PCB Trace Layout and Component Placement	
Important Notes	21
Important Notes————————————————————————————————————	

# 1. Absolute Maximum Ratings

Current polarities are defined as follows: current going into the IC (sinking) is positive current (+); and current coming out of the IC (sourcing) is negative current (-).

Unless otherwise specified,  $T_A = 25$  °C.

Characteristic	Symbol	Conditions	Pin	Rating	Units
VSEN Pin Voltage	V <sub>SEN</sub>		1 – 4	$-0.3$ to $V_{REG}$	V
VCC Pin Voltage	V <sub>CC</sub>		2 – 4	- 0.3 to 35	V
FB Pin Voltage	$V_{FB}$		3 – 4	- 0.3 to 10	V
CSS Pin Voltage	V <sub>CSS</sub>		5 – 4	- 0.3 to 12	V
OC Pin Voltage	$V_{OC}$		6 – 4	-6 to 6	V
RC Pin Voltage	$V_{RC}$		7 – 4	- 6 to 6	V
REG Pin Source Current	$I_{REG}$		8 – 4	- 20.0	mA
RV Pin Current	T	DC	9 – 4	- 2 to 2	mA
RV Fill Cullent	$I_{RV}$	Pulse 40 ns	9 – 4	-100 to 100	mA
VGL Pin Voltage	$V_{GL}$		11 – 4	$-0.3 \text{ to V}_{REG} + 0.3$	V
Voltage between VB Pin and VS Pin	$V_B - V_S$		14 – 15	- 0.3 to 15.0	V
VS Pin Voltage	$V_{S}$		15 – 4	- 1 to 600	V
VGH Pin Voltage	$V_{\mathrm{GH}}$		16 – 4	$V_{\rm S} - 0.3$ to $V_{\rm B} + 0.3$	V
Operating Ambient Temperature	$T_{OP}$		_	- 20 to 85	°C
Storage Temperature	$T_{stg}$			- 40 to 125	°C
Junction Temperature	$T_{j}$	26	_	150	°C

<sup>\*</sup>The pin 14, pin 15 and pin 16, are guaranteed 1000 V of ESD withstand voltage (Human body model). Other pins are guaranteed 2000V of ESD withstand voltage.

# 2. Electrical Characteristics

Current polarities are defined as follows: current going into the IC (sinking) is positive current (+); and current coming out of the IC (sourcing) is negative current (-).

Unless otherwise specified,  $T_A = 25$  °C,  $V_{CC} = 15$  V.

Unless otherwise specified, $T_A = 2$ Characteristic	$\begin{array}{c c} S & C, & VCC = 13\\ \hline Symbol \end{array}$	Conditions	Pin	Min.	Тур.	Max.	Unit
Startup Circuit and Circuit Curre		Conditions		1,1111.	1,75.	171421.	Cilit
Operation Start Voltage	V <sub>CC(ON)</sub>		2 – 4	10.2	11.8	13.0	V
Operation Stop Voltage (1)	V <sub>CC(OFF)</sub>		$\frac{2}{2-4}$	8.8	9.8	10.9	V
Circuit Current in Operation	I <sub>CC(ON)</sub>		2 – 4	_	_	20.0	mA
Circuit Current in Non-operation	I <sub>CC(OFF)</sub>	V <sub>CC</sub> = 9 V	2 – 4	_	_	1.2	mA
Circuit Current in Latched Shutdown Operation	I <sub>CC(L)</sub>	$V_{CC} = 11 \text{ V}$	2 – 4	_	_	1.2	mA
Soft Start						.0	
CSS Pin Charge Current	I <sub>CSS(C)</sub>		5 – 4	-0.21	-0.18	-0.15	mA
CSS Pin Reset Current	I <sub>CSS(R)</sub>	$V_{CC} = 9 V$	5 – 4	1.0	1.8	2.4	mA
ON / OFF				1			
CSS Pin Threshold Voltage (2)	V <sub>CSS(2)</sub>	$V_{SEN} = 3 V$ $V_{OC} = 0 V$	5 – 4	0.50	0.59	0.68	V
Oscillator			4				
Minimum Oscillation Frequency	f <sub>(MIN)</sub>	V <sub>CC</sub> = 9 V	11 – 10 16 – 15	26.2	28.3	31.2	kHz
Maximum Oscillation Frequency	$f_{(MAX)}$	$I_{FB} = -2 \text{ mA}$	11 - 10 16 - 15	265	300	335	kHz
Maximum Dead Time	t <sub>d(MAX)</sub>	$V_{SEN} = 3 \text{ V}$	11 – 10 16 – 15	1.90	2.45	3.00	μs
Minimum Dead Time	t <sub>d(MIN)</sub>	$I_{FB} = -2 \text{ mA}$	11 – 10 16 – 15	0.25	0.50	0.75	μs
<b>Standby Operation</b>							
Burst Oscillation frequency	$f_{CSS}$	$I_{FB} = -3.5 \text{ mA}$	5 – 4	70	105	130	Hz
Feedback control							
FB Pin Source Current at Burst Mode Start	$I_{CONT(1)}$		3 – 4	-2.9	-2.5	-2.1	mA
FB Pin Source Current at Oscillation stop	$I_{CONT(2)}$		3 – 4	-3.7	-3.1	-2.5	mA
Supply of Driver Circuit							
REF Pin Output Voltage	$V_{REG}$	$I_{FB} = -2 \text{ mA}$	8 – 4	9.9	10.5	11.1	V
High-side Drive Circuit							
High-side Driver Operation Start Voltage	V <sub>BUV(ON)</sub>		14 – 15	6.3	7.3	8.3	V
High-side Driver Operation Stop Voltage	V <sub>BUV(OFF)</sub>		14 – 15	5.5	6.4	7.2	V
Drive Circuit							
Source Current 1 of VGL Pin and VGH Pin	IGL <sub>SOURCE1</sub> IGH <sub>SOURCE1</sub>	$V_{REG} = 10.5V V_{B} = 10.5 V V_{GL} = 0 V V_{GH} = 0 V$	11 – 10 16 – 15	_	-515	_	mA


 $<sup>^{(1)}~</sup>V_{CC(OFF)}\!< V_{CC(ON)}$ 

# SSC9522S

Characteristic	Symbol	Conditions	Pin	Min.	Тур.	Max.	Unit
Sink Current 1 of VGL Pin and VGH Pin	IGL <sub>SINK1</sub> IGH <sub>SINK1</sub>	$V_{REG} = 10.5 V V_{B} = 10.5 V V_{GL} = 10.5 V V_{GH} = 10.5 V$	11 – 10 16 – 15	_	685	_	mA
Source Current 2 of VGL Pin and VGH Pin	IGL <sub>SOURCE2</sub> IGH <sub>SOURCE2</sub>	$V_{REG} = 12 \text{ V}$ $V_{B} = 12 \text{ V}$ $V_{GL} = 10.5 \text{ V}$ $V_{GH} = 10.5 \text{ V}$	11 – 10 16 – 15	-120	-85	-50	mA
Sink Current 2 of VGL Pin and VGH Pin	IGL <sub>SINK2</sub> IGH <sub>SINK2</sub>	$V_{REG} = 12 \text{ V}$ $V_{B} = 12 \text{ V}$ $V_{GL} = 1.5 \text{ V}$ $V_{GH} = 1.5 \text{ V}$	11 – 10 16 – 15	70	113	160	mA
<b>Brown-in / Brown-out Function</b>						5	
VSEN Pin Threshold Voltage (ON)	V <sub>SEN(ON)</sub>		1 – 4	1.32	1.42	1.52	V
VSEN Pin Threshold Voltage (OFF)	V <sub>SEN(OFF)</sub>		1 – 4	1.08	1.16	9.24	V
<b>Detection of Voltage Resonant</b>							
Voltage Resonant Detection Voltage (1)	$V_{RV(1)}$		9 – 4	3.8	4.9	5.4	V
Voltage Resonant Detection Voltage (2)	$V_{RV(2)}$		9 – 4	1.20	1.77	2.30	V
<b>Detection of Current Resonant and</b>	ОСР		4				
Capacitive Mode Operation	V		7-4	0.055	0.155	0.255	V
Detection Voltage	$V_{RC}$	C. (	7-4	-0.255	-0.155	-0.055	V
RC Pin Threshold Voltage	V <sub>RC(S)</sub>		7 – 4	2.15	2.35	2.55	V
(High Speed)				-2.55	-2.35	-2.15	V
OC Pin Threshold Voltage (Low)	$V_{OC(L)}$	$V_{CSS} = 3 \text{ V}$	6 – 4	1.42	1.52	1.62	V
OC Pin Threshold Voltage (High)	$V_{OC(H)}$	$V_{CSS} = 3 \text{ V}$	6 – 4	1.69	1.83	1.97	V
OC Pin Threshold Voltage (High Speed)	V <sub>OC(S)</sub>	$V_{CSS} = 5 \text{ V}$	6 – 4	2.15	2.35	2.55	V
C <sub>SS</sub> Pin Sink Current (Low)	$I_{\text{CSS(L)}}$	$V_{\text{CSS}} = 3 \text{ V}$ $V_{\text{OC}} = 1.65 \text{ V}$	5 – 4	1.0	1.8	2.4	mA
C <sub>SS</sub> Pin Sink Current (High)	$I_{CSS(H)}$	$V_{CSS} = 3 V$ $V_{OC} = 2 V$	5 – 4	12.0	20.0	28.0	mA
C <sub>SS</sub> Pin Sink Current (High Speed)	I <sub>CSS(S)</sub>	$V_{RC} = 2.8 \text{ V}$	5 – 4	11.0	18.3	25.0	mA
OLP Latch and External Latch							
FB Pin Source Current	$I_{FB}$	$V_{FB} = 5 \text{ V}$	3 – 4	-30.5	-25.5	-20.5	μΑ
FB Pin Threshold Voltage	$V_{FB}$		3 – 4	6.55	7.05	7.55	V
CSS Pin Threshold Voltage (1)	V <sub>CSS(1)</sub>		5 – 4	7.0	7.8	8.6	V
Latched Circuit Release VCC Voltage (2)	V <sub>CC(LA_OFF)</sub>		2 – 4	6.7	8.2	9.5	V
OVP and TSD							
VCC Pin OVP Threshold Voltage	$V_{\text{CC(OVP)}}$	$V_{SEN} = 3 \text{ V}$	2 – 4	28.0	31.0	34.0	V
Thermal Shutdown Temperature	$T_{j  (TSD)}$			150	_	_	°C
Thermal Resistance							
Thermal Resistance Junction to Ambient	$\theta_{j-A}$		_	_	_	95	°C/W

 $<sup>(2)</sup> V_{CC(LA\_OFF)} < V_{CC(OFF)}$ 

# 3. Block Diagram




# 4. Pin Configuration Definitions

	0		
1	VSEN	(NC)	18
2	VCC	(NC)	17
3	FB	VGH	16
4	GND	VS	15
5	CSS	VB	14
6	OC	(NC)	13
7	RC	(NC)	12
8	REG	VGL	11
9	RV	COM	10


Number	Name	Function	
1	VSEN	AC input voltage detection signal input	
2	VCC	Power supply voltage input for the IC, and Overvoltage Protection (OVP) signal input	
3	FB	Feedback signal input for constant voltage control signal, and Overload Protection (OLP) signal input	
4	GND	Ground for control part	
5	CSS	Soft start capacitor connection	
6	OC	Overcurrent Protection (OCP) signal input	
7	RC	Resonant current detection signal input	
8	REG	Power supply output for high-side gate drive	
9	RV	Resonant voltage detection signal input	
10	COM	Ground for power part	
11	VGL	Low-side gate drive output	
12, 13	(NC)	-	
14	VB	Power supply input for high-side gate drive	
15	VS	Floating ground for high-side driver	
16	VGH	High-side gate drive output	
17, 18	(NC)	-	

# 5. Typical Application



# **Physical Dimensions**


• SOP18



### NOTES:

- Dimension is in millimeters
- Pb-free (RoHS compliant)

#### 7. **Marking Diagram**



### 8. Operational Description

All of the parameter values used in these descriptions are typical values, unless they are specified as minimum or maximum. Current polarities are defined as follows: current going into the IC (sinking) is positive current (+); and current coming out of the IC (sourcing) is negative current (-).  $Q_{(H)}$  and  $Q_{(L)}$  indicate a high-side power MOSFET and a low-side power MOSFET respectively. Ci, and  $C_V$  indicate a current resonant capacitor and a voltage resonant capacitor respectively.

### 8.1 Resonant Circuit Operation

Figure 8-1 shows a basic RLC series resonant circuit.




Figure 8-1. RLC Series Resonant Circuit

The impedance of the circuit,  $\dot{Z}$ , is as the following Equation.

$$\dot{Z} = R + j \left( \omega L - \frac{1}{\omega C} \right) \tag{1}$$

where,  $\omega$  is angular frequency and  $\omega = 2\pi f$ .

$$\dot{Z} = R + j \left( 2\pi f L - \frac{1}{2\pi f C} \right) \tag{2}$$

When the frequency, f, changes, the impedance of resonant circuit will change as shown in Figure 8-2




Figure 8-2. Impedance of Resonant Circuit

In Equation (2),  $\dot{Z}$  becomes minimum value (= R) at  $2\pi fL = 1/2\pi fC$ , and then  $\omega$  is calculated by Equation (3).

$$\omega = 2\pi f = \frac{1}{\sqrt{LC}} \tag{3}$$

The frequency in which  $\dot{Z}$  becomes minimum value is the resonant frequency,  $f_0$ . The higher frequency area than  $f_0$  is the inductance area, and the lower frequency area than  $f_0$  is the capacitance area.

From Equation (3),  $f_0$  is as follows;

$$f_0 = \frac{1}{2\pi\sqrt{LC}} \tag{4}$$

Figure 8-3 shows the circuit of a current resonant power supply. The basic configuration of the current resonant power supply is a half-bridge converter. The switching device  $Q_{(H)}$  and  $Q_{(L)}$  are connected in series with  $V_{IN}$ . The series resonant circuit and the voltage resonant capacitor  $C_V$  are connected in parallel with  $Q_{(L)}$ . The series resonant circuit is comprised of a resonant inductor  $L_R$ , a primary winding P of a transformer T1 and a current resonant capacitor  $C_i$ .

In the resonant transformer T1, the coupling between primary winding and secondary winding is designed to be poor so that the leakage inductance increases. By using it as LR, the series resonant circuit can be down sized. The dotted mark in T1 shows the winding polarity, the secondary windings S1 and S2 are connected so that the polarities are set to the same position shown in Figure 8-3, and the winding numbers of each other are equal.

From Equation (1), the impedance of current resonant power supply is calculated by Equation (5). From Equation (4), the resonant frequency,  $f_0$ , is calculated by Equation (6).

$$\dot{Z} = R + j \left\{ \omega (L_R + L_P) - \frac{1}{\omega Ci} \right\}$$
 (5)

$$f_0 = \frac{1}{2\pi\sqrt{(L_R + L_P) \times Ci}}$$
 (6)

where,

R: the equivalent resistance of load

L<sub>R</sub>: the inductance of the resonant inductor

L<sub>P</sub>: the inductance of the primary winding P

Ci: the capacitance of current resonant capacitor




Figure 8-3. Current Resonant Power Supply Circuit

In the current resonant power supply,  $Q_{(H)}$  and  $Q_{(L)}$  are alternatively turned on and off. The on time and off time of them are equal. There is a dead time between  $Q_{(H)}$  on period and  $Q_{(L)}$  on period. During the dead time, both  $Q_{(H)}$  and  $Q_{(L)}$  are in off status.

The current resonant power supply is controlled by the frequency control. When the output voltage decreases, the IC makes the switching frequency low so that the output power is increased and the output voltage is kept constant. This control must operate in the inductance area ( $f_{SW} > f_0$ ). Since the winding current is delayed from the winding voltage in the inductance area, the turn-on operation is ZCS (Zero Current Switching) and the turn-off operation is ZVS (Zero Voltage Switching). Thus, the switching loss of  $Q_{(H)}$  and  $Q_{(L)}$  is nearly zero,

In the capacitance area ( $f_{SW} < f_0$ ), the current resonant power supply operates as follows. When the output voltage decreases, the switching frequency is decreased, and then the output power is more decreased. Thus, the output voltage cannot be kept constant. Since the winding current goes ahead of the winding voltage in the capacitance area, the operation with hard switching occurs in  $Q_{(H)}$  and  $Q_{(L)}$ . Thus, the power loss increases.

This operation in the capacitance area is called the capacitive mode operation. The current resonant power supply must be operated without the capacitive mode operation (refer to Section 8.7 about details of it).

Figure 8-4 shows the basic operation waveform of current resonant power supply (see Figure 8-3 about the symbol in Figure 8-4). The current resonant waveforms in normal operation are divided a period A to a period F. The current resonant power supply operates in the each period as follows.

In following description,  $I_{D(H)} \text{ is the current of } Q_{(H)}, \\ I_{D(L)} \text{ is the current of } Q_{(L)}, \\ V_{F(H)} \text{ is the forwerd voltage of } Q_{(H)}, \\ V_{F(L)} \text{ is the forwerd voltage of } Q_{(L)}, \\ I_{L} \text{ is the current of } L_{R}, \\ V_{IN} \text{ is an input voltage}, \\ V_{Ci} \text{ is Ci voltage, and} \\ V_{CV} \text{ is } C_{V} \text{ voltage.}$ 

### 1) Period A

When  $Q_{(H)}$  is ON, energy is stored into the series resonant circuit by  $I_{D(H)}$  flowing through the resonant circuit and the transformer as shown in Figure 8-5. At the same time, the energy is transferred to the secondary circuit. When the primary winding voltage can not keep the secondary rectifier ON, the energy to the secondary circuit is stopped.

### 2) Period B

After the secondary side current becomes zero, the resonant current flows to the primary side only as shown in Figure 8-6 and Ci is charged by it.




Figure 8-4. The Basic Operation Waveforms of Current Resonant Power Supply




Figure 8-5. Operation in Period A




Figure 8-6. Operation in Period B

### 3) Period C

Pireod C is the dead-time. Both  $Q_{(H)}$  and  $Q_{(L)}$  are in off-state.

When  $Q_{(H)}$  turns off,  $I_L$  is flowed by the energy stored in the series resonant circuit as shown in Figure 8-7, and  $C_V$  is discharged. When  $V_{CV}$  decreases to  $V_{F(L)}$ ,  $-I_{D(L)}$  flows through the body diode of  $Q_{(L)}$  and  $V_{CV}$  is clamped to  $V_{F(L)}$ .

After that,  $Q_{(L)}$  turns on. Since  $V_{DS(L)}$  is nearly zero at the point,  $Q_{(L)}$  operates in ZVS and ZCS. Thus, switching loss is nearly zero.

### 4) Period D

When  $Q_{(L)}$  turns on,  $I_{D(L)}$  flows as shown in Figure 8-8 and the primary winding voltage of the transformer adds  $V_{Ci}$ . At the same time, energy is transferred to the secondary circuit. When the primary winding voltage can not keep the secondary rectifier ON, the energy to the secondary circuit is stopped.

### 5) Period E

After the secondary side current becomes zero, the resonant current flows to the primary side only as shown in Figure 8-9 and Ci is charged by it.

### 6) Period F

This pireod is the dead-time. Both  $Q_{(H)}$  and  $Q_{(L)}$  are in off-state.

When  $Q_{(L)}$  turns off,  $-I_L$  is flowed by the energy stored in the series resonant circuit as shown in Figure 8-10.  $C_V$  is discharged. When  $V_{CV}$  decreases to  $V_{IN} + V_{F(H)}$ ,  $-I_{D(H)}$  flows through body diode of  $Q_{(H)}$  and  $V_{CV}$  is clamped to  $V_{IN} + V_{F(H)}$ .

After that,  $Q_{(H)}$  turns on. Since  $V_{DS(H)}$  is nearly zero at the point,  $Q_{(H)}$  operates in ZVS and ZCS. Thus, the switching loss is nearly zero.

### 7) After the Period F

Then,  $I_{D(H)}$  flows and the operation returns to the period A.

The above operation is repeated, the energy is transferred to the secondary side from the resonant circuit.




Figure 8-7. Operation in Period C




Figure 8-8. Operation in Period D




Figure 8-9. Operation in Period E




Figure 8-10. Operation in Period F

### 8.2 Startup Operation

Figure 8-11 shows the VCC pin peripheral circuit with Brown-in and Brown-out Function, Figure 8-12 shows the VCC pin peripheral circuit without Brown-in and Brown-out Function (see Section 8.8 about Brown-in and Brown-out Function).

The VCC pin is a power supply input pin for a control circuit and is supplied from an external power supply. In Figure 8-13, when the VCC pin increases to the Operation Start Voltage,  $V_{\rm CC(ON)}=11.8~{\rm V}$ , the control circuit starts operation. When the VCC pin decreases to the Operation Stop Voltage,  $V_{\rm CC(OFF)}=9.8~{\rm V}$ , the control circuit is stopped by Undervoltage Lockout (UVLO) circuit, and returns to the state before startup.




Figure 8-11. VCC Pin Peripheral Circuit with Brown-in and Brown-out Function




Figure 8-12. VCC Pin Peripheral Circuit without Brown-in and Brown-out Function




Figure 8-13. Relationship between VCC Pin Voltage and  $I_{\rm CC}$ 

In startup operation, the IC starts a switching operation when the IC satisfies all conditions below as shown in Figure 8-14.

VCC pin voltage  $\geq$  V<sub>CC(ON)</sub> = 11.8 V VSEN pin voltage  $\geq$  V<sub>SEN(ON)</sub> = 1.42 V CSS pin voltage  $\geq$  V<sub>CSS(2)</sub> = 0.59 V




Figure 8-14. Startup Waveforms

When the IC is supplied by the external power supply,  $t_{ST}$  is calculated by Equation (7).

 $t_{ST}$  is the total startup time until the IC starts a switching operation after VCC pin voltage reaches  $V_{CC(ON)}$ .

With Brown-in and Brown-out Function

$$t_{ST} = t_{ST1} = \frac{C6 \times V_{CSS(2)}}{|I_{CSS(C)}|}$$
 (7)

where,  $V_{CSS(2)}$  is 0.59 V and  $I_{CSS(C)}$  is - 0.18 mA. If C6 is 1  $\mu$ F,  $t_{ST}$  becomes about 3.3 ms.

Without Brown-in and Brown-out Function
 In this case, t<sub>ST</sub> is a value of adding t<sub>ST1</sub> calculated by Equation (7) to t<sub>ST2</sub> calculated by Equation (8). The period that until the VSEN pin voltage reaches to V<sub>SEN(ON)</sub> = 1.42 V after the VCC pin voltage reaches V<sub>CC(ON)</sub> is defined as t<sub>ST2</sub>.

$$t_{ST2} = C2 \times 380k \tag{8}$$

If C6 is 1  $\mu$ F and C2 is 0.01  $\mu$ F,  $t_{ST1}$  becomes 3.3ms and  $t_{ST2}$  becomes about 3.8 ms.

Thus,  $t_{ST}$  is  $t_{ST1} + t_{ST2} = 7.1$  ms.

### 8.3 Soft Start Function

Figure 8-15 shows the waveform of the CSS pin in the startup operation.

The IC has Soft Start Function to reduce stress of peripheral component and prevent the capacitive mode operation. During the soft start operation, C6 connected to the CSS pin is charged by the CSS Pin Charge Current,  $I_{\text{CSS(C)}} = -0.18$  mA. The oscillation frequency is varied by the CSS pin voltage. The oscillation frequency becomes gradually low with the increasing CSS pin voltage. At same time, output power increases. When the output voltage increases, the IC is operated with an oscillation frequency controlled by feedback.

If the overcurrent protection activates as soon as the IC starts and the CSS pin voltage is under the CSS Pin Threshold Voltage (2),  $V_{CSS(2)} = 0.59$  V, the IC stops switching operation. Since the period of the high peak current of primary windings becomes short, the stress of peripheral components is reduced.

When the IC becomes any of the following conditions, C6 is discharged by the CSS Pin Reset Current,  $I_{CSS(R)} = 1.8 \text{ mA}$ .

- VCC pin voltage  $\leq$  V<sub>CC(OFF)</sub>= 9.8 V
- VSEN pin voltage  $\leq$  V<sub>SEN(OFF)</sub>= 1.16 V
- When the latched shutdown is operated by External Latched Shutdown Function or some protection (OVP, OLP and TSD)




Figure 8-15. Soft Start Operation Waveforms

### 8.4 High-side Driver

Figure 8-16 shows a bootstrap circuit. The bootstrap circuit is for driving to  $Q_{(H)}$  and is made by D1, R8 and C10 between the REG pin and the VS pin.

When  $Q_{(H)}$  is OFF state and  $Q_{(L)}$  is ON state, the VS pin voltage becomes about ground level and C10 is charged from the REG pin.

When the voltage of between the VB pin and the VS pin,  $V_{B-S}$ , increases to  $V_{BUV(ON)} = 7.3 \text{ V}$  or more, an internal high-side drive circuit starts operation. When  $V_{B-S}$  decreases to  $V_{BUV(OFF)} = 6.4 \text{ V}$  or less, its drive circuit stops operation.

In case the both ends of C10 are short, the IC is protected by  $V_{\rm BUV(OFF)}$ .

D1 should use a fast recovery diode that is short recovery time and low leakage current. AG01A (Vrm = 600 V, Sanken product) is recommended when the maximum input voltage is 265V AC.

C10 should use film or ceramic capacitor that is the low ESR and the low leakage current.




Figure 8-16. Bootstrap Circuit

# 8.5 Constant Output Voltage Control

Figure 8-17 shows the FB pin peripheral circuit. The FB pin is sunk the feedback current by the photo-coupler, PC1, connected to FB pin. As a result, since the oscillation frequency is controlled by the FB pin, the output voltage is controlled to constant voltage (in inductance area).

When the FB pin current decreases to the FB Pin Source current at Burst Mode Start,  $I_{CONT(1)} = -2.5$  mA or less at light load, the IC stops switching operation. This operation reduces switching loss, and prevents the increasing of the secondary output voltage. The photo-coupler of the secondary side should be considered about the secular change of CTR and its current ability for control should be set  $I_{CONT(2)} = -3.7$  mA (min.) or less. The recommend value of R6 is 560  $\Omega$ .




Figure 8-17. FB Pin Peripheral Circuit

# 8.6 Automatic Dead Time Adjustment Function

As shown in Figure 8-18, if the dead time is shorter than the voltage resonant period, the power MOSFET is turned on and off during the voltage resonant operation. In this case, the power MOSFET turned on and off in hard switching operation, and the switching loss increases. The Automatic Dead Time Adjustment Function is the function that the ZVS (Zero Voltage Switching) operation of  $Q_{(H)}$  and  $Q_{(L)}$  is controlled automatically by the voltage resonant period detection of IC. The voltage resonant period is varied by the power supply specifications (input voltage and output power, etc.). However, the power supply with this function is unnecessary to adjust the dead time for each power supply specification.




Figure 8-18. ZVS Failure Operation Waveform

Figure 8-19 shows the RV pin peripheral circuit and the internal dead time detection circuit. The external components for this function is only high-voltage ceramic capacitor,  $C_{RV}$ , connected between the VS pin and the RV pin. The value of  $C_{RV}$  is about 5 pF.

The RV pin voltage is the divided voltage by resistors between the internal reference voltage, Reg, and the GND pin. When the drain to source voltage of  $Q_{(L)}$ ,  $V_{DS(L)}$ , increases, the differential current,  $\Delta i$ , flows through  $C_{RV}$  (refer to Figure 8-20). The dv/dt when  $V_{DS(L)}$  increases is detected by  $\Delta i$  input to the RV pin. Since SW1 and SW2 turn on necessary period, the IC circuit current reduction and the differential circuit response improvement are achieved.

 $\Delta i$  is calculated by Equation (9). The  $C_{RV}$  should be adjusted in all condition including transient state so that  $\Delta i$  satisfies Equation (10).

If  $\Delta i$  is large, the capacitance of  $C_{RV}$  is adjusted small. When dt is under 40 ns,  $\Delta i$  is  $\pm$  100 mA.

$$\Delta i = C_{RV} \times \left(\frac{dv}{dt}\right) \tag{9}$$

$$\left|\Delta i\right| \le \frac{100 \,(mA) \times 40 \,(ns)}{dt} \tag{10}$$




Figure 8-19. RV Pin Peripheral Circuit and Dead Time Detection Circuit




Figure 8-20. Differential Current Waveforms

Figure 8-21 shows the operating waveform of the Automatic Dead Time Adjustment Function. When  $Q_{(L)}$  and  $Q_{(H)}$  turn off, this function operates as follows:

# $\bullet$ $Q_{(L)}$ Turns Off

After  $Q_{(L)}$  turns off, SW2 is turned on while SW1 is kept on state. The resonant current flows through  $C_V$ , Ci and T1 (refer to Figure 8-19) and the  $C_V$  voltage,  $V_{CV}$ , increases from 0 V. When  $V_{CV}$  becomes Equation (11), the resonant current flows through the body diode of  $Q_{(H)}$  and  $V_{CV}$  is clamped  $V_{IN} + V_{F(H)}$ . The period that until  $V_{CV}$  is clamped after  $V_{CV}$  starts to increase is defined as the voltage resonant period.

$$V_{CV} \ge V_{IN} + V_{F(H)} \tag{11}$$

Where,  $V_{IN}$  is input voltage and  $V_{F(H)}$  is the forward voltage of the body diode of  $Q_{(H)}$ 

In this time, the differential current,  $\Delta i$ , flows through  $C_{RV}$ . The RV pin voltage increases from the voltage divided by internal resistors and becomes internal clamped voltage. When the voltage resonant period finishes and flowing  $\Delta i$  finishes, the RV pin voltage starts to decrease. When the RV pin voltage becomes the Voltage Resonant Detection Voltage (1),  $V_{RV(1)} = 4.9 \text{ V}$ ,  $Q_{(H)}$  is turned on and SW1 is turned off.

The period that until SW1 is turned off after SW2 is turned on is defined as the automatically adjusted dead time.

### • Q<sub>(H)</sub> Turns Off

After  $Q_{(H)}$  turns off, SW1 is turned on while SW2 is kept on state. The resonant current flows through  $C_V$ ,  $C_V$  and T1 (refer to Figure 8-19) and the  $C_V$  voltage,  $V_{CV}$  decrease from the input voltage,  $V_{IN}$ .

When  $V_{CV}$  becomes Equation (12), the resonant current flows through the body diode of  $Q_{(L)}$  and  $V_{CV}$  is clamped –  $V_{F(L)}$ . The period that until  $V_{CV}$  is clamped after  $V_{CV}$  starts to decrease is defined as the voltage resonant period.

$$V_{CV} \le -V_{F(L)} \tag{12}$$

Where,  $V_{F(L)}$  is the forward voltage of the body diode of  $Q_{(L)}$ .

In this time, the differential current,  $\Delta i$ , flows through  $C_{RV}$ . The RV pin voltage decreases from the voltage divided by internal resistors and becomes about the ground voltage. When the voltage resonant period finishes and flowing  $\Delta i$  finishes, the RV pin voltage starts to increase. When the RV pin voltage becomes the Voltage Resonant Detection Voltage (2),  $V_{RV(2)} = 1.77$  V,  $Q_{(L)}$  is turned on and SW2 is turned off. The period until SW2 is turned off after SW1 is turned on is defined as the automatically adjusted dead time.




Figure 8-21. Automatic Dead Time Adjustment Function Operating Waveforms

When the RV pin is inputted the signal of  $V_{RV(1)}$  and  $V_{RV(2)}$ , the IC is controlled ZVS (Zero Voltage Switching) always by the Automatic Dead Time Adjustment Function.

In minimum output power at maximum input voltage and maximum output power at minimum input voltage, the ZCS (Zero Current Switching) operation of IC (the drain current flows through the body diode is about 1  $\mu$ s as shown in Figure 8-21), should be checked based on actual operation in the application.

# 8.7 Capacitive Mode Operation Detection Function

The resonant power supply is operated in the inductance area shown in Figure 8-22. In the capacitance area, the power supply becomes the capacitive mode operation (refer to Section 8.1). In order to prevent the operation, the minimum oscillation frequency is needed to be set higher than  $f_0$  on each power supply specification.

However, the IC has the capacitive mode operation Detection Function kept the frequency higher than  $f_0$ . Thus, the minimum oscillation frequency setting is unnecessary and the power supply design is easier. In addition, the ability of transformer is improved because the operating frequency can operate close to the resonant frequency,  $f_0$ .

The RC pin detects the resonant current, and the capacitive mode operation is prevented. The Capacitive Mode Operation Detection Function operations as follows:




Figure 8-22. Operating Area of Resonant Power Supply

### Period in which the Q<sub>(H)</sub> is ON

Figure 8-23 shows the RC pin waveform in the inductance area, and Figure 8-24 shows the RC pin waveform in the capacitance area.

In the inductance area, the RC pin voltage doesn't cross  $V_{RC} = +0.155 \text{ V}$  in the downward direction during the on period of  $Q_{(H)}$  as shown in Figure 8-23. On the contrary, in the capacitance area, the RC pin voltage crosses  $V_{RC} = +0.155 \text{ V}$  in the downward direction. At this point, the capacitive mode operation is detected. Thus,  $Q_{(H)}$  is turned off, and  $Q_{(L)}$  is turned on, as shown in Figure 8-24.

### ullet Period in which the $Q_{(L)}$ is On

Contrary to the above of  $Q_{(H)}$ , in the capacitance area, the RC pin voltage crosses  $V_{RC} = -0.155$  V in the upward directiont during the on period of Q(L). At this point, the capacitive mode operation is detected. Thus,  $Q_{(L)}$  is turned off and  $Q_{(H)}$  is turned on.

As above, since the capacitive mode operation is detected by pulse-by-pulse and the operating frequency is synchronized with the frequency of the capacitive mode operation, and the capacitive mode operation is prevented.




Figure 8-23. RC Pin Voltage in Inductance Area




Figure 8-24. RC Pin Voltage in Capacitance Area

In order to quicken detection speed of the capacitive mode operation, the RC pin is connected before the filter circuit of the OC pin as shown in Figure 8-25. C8 is for preventing malfunction caused by noise. The value of C8 is about 100 pF.

The value of  $\hat{R}_{OCP}$  and C11 should be adjusted so that the RC pin voltage reaches to  $V_{RC}=\pm~0.155~V$  in the condition that the IC operation becomes the capacitive mode operation easily (startup operation, input voltage

off, output short and dynamically output power changing). In addition, the RC pin voltage should be within the absolute maximum voltage  $\pm$  6 V.

Since  $R_{OCP}$  and C11 are used by Overcurrent Protection (OCP), these values should take account of OCP. If the RC pin voltage becomes more than the RC pin threshold voltage (High speed),  $V_{RC(S)} = 2.35$  V, or less than  $V_{RC(S)} = -2.35$  V, OCP becomes active (refer to Section 8.9).




Figure 8-25. RC pin peripheral circuit

### 8.8 Brown-in and Brown-out Function

When the input voltage decreases, the switching operation of the IC is stopped by Brown-in and Brown-out Function. This function prevents excessive input current and overheats.

The detection voltage of Brown-in and Brown-out Function is set by R1 to R4 shown in Figure 8-26. When the VCC pin voltage is higher than  $V_{\text{CC(ON)}}$ , this function operates depending on the VSEN pin voltage as follows:

- When the VSEN pin voltage is more than  $V_{SEN}$  (ON) = 1.42 V, the IC starts.
- When the VSEN pin voltage is less than  $V_{SEN}$  (OFF) = 1.16 V, the IC stops switching operation.

Given, the DC input voltage when the IC starts as  $V_{\rm IN(ON)}$ , the DC input voltage when the switching operation of the IC stops as  $V_{\rm IN(OFF)}$ .  $V_{\rm IN(ON)}$  is calculated by Equation (13).  $V_{\rm IN(OFF)}$  is calculated by Equation (14). Thus, the relationship between  $V_{\rm IN(ON)}$  and  $V_{\rm IN(OFF)}$  is Equation (15).

$$V_{\text{IN(ON)}} \doteq V_{\text{SEN(ON)}} \times \frac{\left(R1 + R2 + R3 + R4\right)}{R4} \tag{13}$$

$$V_{\text{IN(OFF)}} \doteq V_{\text{SEN(OFF)}} \times \frac{\left(R1 + R2 + R3 + R4\right)}{R4} \tag{14}$$

$$V_{\text{IN(OFF)}} \doteq \frac{V_{\text{SEN(OFF)}}}{V_{\text{SEN(ON)}}} \times V_{\text{IN(ON)}}$$
 (15)

The detection resistance is calculated from Equation (13) as follows:

$$R1 + R2 + R3 = \frac{V_{\text{IN(ON)}} - V_{\text{SEN(ON)}}}{V_{\text{SEN(ON)}}} \times R4$$
 (16)

Because R1, R2, and R3 are applied high DC voltage and are high resistance, the following should be considered:

- Select a resistor designed against electromigration according to the requirement of the application, or
- Use a combination of resistors in series for that to reduce each applied voltage

C2 shown in Figure 8-26 is for reducing ripple voltage of detection voltage and making delay time. The value of C2 is about  $0.1~\mu F$ .

The value of R1 to R4 and C2 should be selected based on actual operation in the application.

When the Brown-in and Brown-out Function does not be used, the detection resistance (R1, R2, R3, and R4) is removed. C2 is for preventing malfunction caused by noise. The value of C2 is about  $0.01~\mu F$ .




Figure 8-26. VSEN Pin Peripheral Circuit

### 8.9 External Latched Shutdown Function

Figure 8-27 shows the CSS pin peripheral circuit example. When the voltage is inputted to the CSS pin from an external power supply, External Latched Shutdown Function is activated, the IC stops switching operation in the latch mode. When the VCC pin voltage is decreased to  $V_{\text{CC(LA\_OFF)}} = 8.2~\text{V}$  or less, the latch mode is released.

This function can be used as the protection of abnormal operations.

The CSS pin input voltage should be set  $V_{CSS(1)}$  = 8.6 V (max.) or more and less than the absolute maximum ratings 12 V.

Since the sink current flows from the CSS pin in the overcurrent operation (refer to Section 8.10), the current supply ability of the external circuit should be set more than the CSS pin sink current (about 100 mA).




Figure 8-27. CSS pin peripheral circuit example

### 8.10 Overcurrent Protection (OCP)

When Overcurrent Protection (OCP) is activated, the output power is limited by detecting the drain current of the power MOSFET at pulse-by-pulse.

The overcurrent is detected by the OC pin or the RC pin. Figure 8-28 shows the peripheral circuit of the OC pin and the RC pin.

C11 is the bypass capacitor. Since C11 is smaller than Ci, the detection current of  $R_{\rm OCP}$  becomes low. Thus, the  $R_{\rm OCP}$  can reduce loss and be small resistor.




Figure 8-28. The Peripheral Circuit of OC Pin and RC

Since the accurate value of the resonant current cannot be calculated easy from the condition of the resonant power supply including input voltage and output voltage, the value of R<sub>OCP</sub>, C11, R7 and C7 should be adjusted based on actual operation in the application. R7 and C7 are the filter of the OC pin.

The value of R<sub>OCP</sub>, C11, R7 and C7 are set as follows:

### • C11 and R<sub>OCP</sub>

C11 is 100pF to 330pF (around 1 % of Ci value).  $R_{OCP}$  is around 100  $\Omega$ .

Given the current of the high side power MOSFET at ON state as  $I_{D(H)}$ .  $R_{OCP}$  is calculated Equation (17).

The detection voltage of  $R_{OCP}$  is used the detection of the capacitive mode operation (refer to Section 8.7). Therefore, setting of  $R_{OCP}$  and C11 should be taken

account of both OCP and the capacitive mode operation.

$$R_{OCP} = \frac{V_{OC(L)}}{I_{D(H)} \times \left(\frac{C11}{C11 + Ci}\right)}$$
(17)

• R7 and C7 are for high frequency noise reduction. R7 is 100 Ω to 470 Ω. C7 is 100 pF to 1000 pF.

Table 8-1 shows the overcurrent detection voltage of the OC pin and the RC pin, and the sink current of CSS pin. There are three OCP operations as follows:

#### 1) Low Level OCP Detection

When the OC pin voltage becomes  $V_{\text{OC(L)}}$  or more, C6 connected to the CSS pin is discharged by the sink current  $I_{\text{CSS(L)}}$ . As a result, the oscillation frequency increases, the output power is limited.

If the OC pin voltage decreases less than  $V_{\text{OC(L)}}$  during discharge of C6, the IC stops discharge of C6.

### 2) High Level OCP Detection

When the OC pin voltage becomes  $V_{\rm OC(H)}$  or more, C6 is discharged by the sink current  $I_{\rm CSS(H)}$ . Since  $I_{\rm CSS(H)}$  is eleven times of  $I_{\rm CSS(L)}$ , the oscillation frequency increases at high speed, the output power is limited quickly. If the OC pin voltage decreases less than  $V_{\rm OC(H)}$  during discharge of C6, the IC becomes the Low Level OCP Detection.

### 3) High Speed OCP Detection

In case the large current flows as output is shorted, this protection is activated. When the OC pin voltage or the RC pin voltage becomes as follows, the switching states of the power MOSFET is inverted.

OC pin voltage is more than  $V_{\text{OC(S)}}$  or

RC pin voltage is more than  $|V_{RC(S)}|$ .

At same time, C6 is discharged by the sink current  $I_{CSS(S)}$ . As a result, the oscillation frequency increases at high speed, the output power is limited quickly. If the OC pin voltage decreases less than  $V_{OC(S)}$  or the RC pin voltage becomes within  $|V_{RC(S)}|$  due to reducing the output power, the IC becomes the High Speed OCP Detection and the Low Level OCP Detection.

Table 8-1. Overcurrent Detection Voltage and Sink Current of CSS Pin

OCP	Pins	Detection Voltage	CSS Pin Sink Current
Low	OC	$V_{OC(L)} = 1.52 \text{ V}$	$I_{CSS(L)} = 1.8 \text{ mA}$
High	OC	$V_{OC(H)} = 1.83 \text{ V}$	$I_{CSS(H)} = 20.0 \text{ mA}$
High	OC	$V_{OC(S)} = 2.35 \text{ V}$	
Speed	RC	$V_{RC(S)} = 2.35 \text{ V},$ - 2.35 V	$I_{CSS(S)} = 18.3 \text{ mA}$

### 8.11 Overload Protection (OLP)

Figure 8-29 shows the FB pin peripheral circuit, Figure 8-30 shows the FB pin waveform at Overload Protection (OLP) operation.

When the output power becomes overload state that the drain current is limited by Overcurrent Protection (OCP) operation, the oscillation frequency increases. When the oscillation frequency increases, the output voltage decreases and the current of the secondary photo-coupler becomes zero. Thus, the feedback current flowing through the photo-coupler connected the FB pin becomes zero. As a result, C4 is charged by the FB Pin Source Current  $I_{FB} = -25.5~\mu A$ , and the FB pin voltage increases. If the FB pin voltage increases to the FB Pin Threshold Voltage  $V_{FB} = 7.05~V$ , the IC stops switching operation in the latch mode. When the VCC pin voltage is decreased to  $V_{\rm CC(LA\_OFF)} = 8.2~V$  or less or the VSEN pin voltage is decreased to  $V_{\rm SEN(OFF)} = 1.16~V$  or less, the latch mode is released.

The stresses of the power MOSFET and the secondary side rectifier diode are reduced by OLP.

Given the time that until the FB pin voltage reaches to  $V_{FB}$  as the OLP delay time,  $t_{DLY}$  (refer to Figure 8-30).  $t_{DLY}$  is calculated Equation (18).

If R5 is 47 k $\Omega$  and C4 is 4.7  $\mu F$ ,  $t_{DLY}$  becomes about 0.5 s.

$$t_{\text{DLY}} \doteq \frac{\left(4.05V - R5 \times \left|I_{\text{FB}}\right|\right) \times C4}{\left|I_{\text{FB}}\right|} \tag{18}$$

Where,  $I_{FB}$  is the FB Pin Source Current – 25.5  $\mu$ A.




Figure 8-29. FB Pin Peripheral Circuit




Figure 8-30. OLP Operation

### 8.12 Overvoltage Protection (OVP)

When the VCC pin voltage increases to the VCC Pin OVP Threshold Voltage  $V_{CC(OVP)} = 31.0 \text{ V}$ , Overvoltage Protection (OVP) is activated and the IC stops switching operation in the latch mode. When the VCC pin voltage is decreased to  $V_{CC(LA\_OFF)} = 8.2 \text{ V}$  or less or the VSEN pin voltage is decreased to  $V_{SEN(OFF)} = 1.16 \text{ V}$  or less, the latch mode is released.

The VCC pin input voltage should be set absolute maximum ratings 35 V or less.

### 8.13 Thermal Shutdown (TSD)

When the junction temperature of the IC reach to the Thermal Shutdown Temperature  $T_{j(TSD)}=150~^{\circ}C$  (min.), Thermal Shutdown (TSD) is activated and the IC stops switching operation in the latch mode. When the VCC pin voltage is decreased to  $V_{CC(LA\_OFF)}=8.2~V$  or less or the VSEN pin voltage is decreased to  $V_{SEN(OFF)}=1.16~V$  or less, the latch mode is released.

# 9. Design Notes

# 9.1 External Components

Take care to use properly rated, including derating as necessary and proper type of components.

### • Input and Output Electrolytic Capacitor

Apply proper derating to ripple current, voltage, and temperature rise. The electrolytic capacitor of high ripple current and low impedance types, designed for switch mode power supplies, is recommended to use.

### • Resonant Transformer

The resonant power supply uses the leakage inductance of transformer. Therefore, in order to reduce the effect of the eddy current and the skin effect, the wire of transformer should be used a bundle of fine litz wires.

### • Current Detection Resistor, Rocp

Choose a type of low internal inductance because a high frequency switching current flows to  $R_{\text{OCP}}$ , and of properly allowable dissipation.

#### • Current Resonant Capacitor, Ci

Large resonant current flows through Ci. Ci should use the polypropylene film capacitor with low loss and high current capability. In addition, Ci must be considered its frequency characteristic since high frequency current flows.

### • Gate Pin Peripheral Circuit

The VGH pin and the VGL pin are for the gate dive of an external power MOSFET. The source peak current of the VGH pin and the VGL pin are – 515 mA, the sink peak current of these pins are 685 mA.

In Figure 9-1,  $R_A$ ,  $R_B$  and  $D_S$  should be adjusted by the loss of the power MOSFET and the gate waveform (reduction of ringing caused by pattern layout, and others) and EMI noise.

 $R_{GS}$  is for preventing malfunction caused by precipitous dv/dt when the power MOSFET turns off. The value of  $R_{GS}$  is about 10 k $\Omega$  to 100 k $\Omega.$   $R_{GS}$  is connected to near the Gate pin and the Source pin.

When the gate resistances are adjusted, the gate waveforms should be checked that the dead time is ensured as shown in Figure 9-2.




Figure 9-1. Peripheral Circuit of Power MOSFET Gate




Figure 9-2. Dead Time Confirmation

# 9.2 PCB Trace Layout and Component Placement

Since the PCB circuit design and the component layout significantly affect the power supply operation, EMI noise, and power dissipation, the high frequency trace of PCB shown in Figure 9-3 should be designed low impedance by small loop and wide trace.




Figure 9-3. High Frequency Current Loops (hatched areas)

In addition, the PCB circuit design should be taken account as follows:

Figure 9-4 shows the circuit design example.

### 1) Main Circuit Trace Layout

This is the main trace containing switching currents, and thus it should be as wide trace and small loop as possible.

### 2) Control Ground Trace Layout

When large current flows into the control ground trace, the operation of IC might be affected by it. The control ground trace should be separate from the main circuit trace, and should be connected at a single point grounding as close to the GND pin as possible.

### 3) VCC Trace Layout

This is the trace for supplying power to the IC, and thus it should be as small loop as possible. If C3 and the IC are distant from each other, placing a film capacitor  $C_f$  (about 0.1  $\mu F$  to 1.0  $\mu F$ ) close to the VCC pin and the GND pin is recommended.

# 4) Peripheral Components for the IC Control These components should be placed close to the IC, and be connected to the IC pin as short as possible.

### 5) Bootstrap Circuit Components

These components should be connected to the IC pin as short as possible, and the loop for these should be as small as possible.

# 6) Secondary side Rectifier Smoothing Circuit Trace Layout

This is the trace of the rectifier smoothing loop, carrying the switching current, and thus it should be as wide trace and small loop as possible.




Figure 9-4. Peripheral Circuit Example Around the IC

### **Important Notes**

- All data, illustrations, graphs, tables and any other information included in this document as to Sanken's products listed herein (the "Sanken Products") are current as of the date this document is issued. All contents in this document are subject to any change without notice due to improvement of the Sanken Products, etc. Please make sure to confirm with a Sanken sales representative that the contents set forth in this document reflect the latest revisions before use.
- The Sanken Products are intended for use as components of general purpose electronic equipment or apparatus (such as home appliances, office equipment, telecommunication equipment, measuring equipment, etc.). Prior to use of the Sanken Products, please put your signature, or affix your name and seal, on the specification documents of the Sanken Products and return them to Sanken. When considering use of the Sanken Products for any applications that require higher reliability (such as transportation equipment and its control systems, traffic signal control systems or equipment, disaster/crime alarm systems, various safety devices, etc.), you must contact a Sanken sales representative to discuss the suitability of such use and put your signature, or affix your name and seal, on the specification documents of the Sanken Products and return them to Sanken, prior to the use of the Sanken Products. The Sanken Products are not intended for use in any applications that require extremely high reliability such as: aerospace equipment; nuclear power control systems; and medical equipment or systems, whose failure or malfunction may result in death or serious injury to people, i.e., medical devices in Class III or a higher class as defined by relevant laws of Japan (collectively, the "Specific Applications"). Sanken assumes no liability or responsibility whatsoever for any and all damages and losses that may be suffered by you, users or any third party, resulting from the use of the Sanken Products in the Specific Applications or in manner not in compliance with the instructions set forth herein.
- In the event of using the Sanken Products by either (i) combining other products or materials therewith or (ii) physically, chemically or otherwise processing or treating the same, you must duly consider all possible risks that may result from all such uses in advance and proceed therewith at your own responsibility.
- Although Sanken is making efforts to enhance the quality and reliability of its products, it is impossible to completely avoid the occurrence of any failure or defect in semiconductor products at a certain rate. You must take, at your own responsibility, preventative measures including using a sufficient safety design and confirming safety of any equipment or systems in/for which the Sanken Products are used, upon due consideration of a failure occurrence rate or derating, etc., in order not to cause any human injury or death, fire accident or social harm which may result from any failure or malfunction of the Sanken Products. Please refer to the relevant specification documents and Sanken's official website in relation to derating.
- No anti-radioactive ray design has been adopted for the Sanken Products.
- No contents in this document can be transcribed or copied without Sanken's prior written consent.
- The circuit constant, operation examples, circuit examples, pattern layout examples, design examples, recommended examples, all information and evaluation results based thereon, etc., described in this document are presented for the sole purpose of reference of use of the Sanken Products and Sanken assumes no responsibility whatsoever for any and all damages and losses that may be suffered by you, users or any third party, or any possible infringement of any and all property rights including intellectual property rights and any other rights of you, users or any third party, resulting from the foregoing.
- All technical information described in this document (the "Technical Information") is presented for the sole purpose of reference
  of use of the Sanken Products and no license, express, implied or otherwise, is granted hereby under any intellectual property
  rights or any other rights of Sanken.
- Unless otherwise agreed in writing between Sanken and you, Sanken makes no warranty of any kind, whether express or implied, including, without limitation, any warranty (i) as to the quality or performance of the Sanken Products (such as implied warranty of merchantability, or implied warranty of fitness for a particular purpose or special environment), (ii) that any Sanken Product is delivered free of claims of third parties by way of infringement or the like, (iii) that may arise from course of performance, course of dealing or usage of trade, and (iv) as to any information contained in this document (including its accuracy, usefulness, or reliability)
- In the event of using the Sanken Products, you must use the same after carefully examining all applicable environmental laws and regulations that regulate the inclusion or use of any particular controlled substances, including, but not limited to, the EU RoHS Directive, so as to be in strict compliance with such applicable laws and regulations.
- You must not use the Sanken Products or the Technical Information for the purpose of any military applications or use, including but not limited to the development of weapons of mass destruction. In the event of exporting the Sanken Products or the Technical Information, or providing them for non-residents, you must comply with all applicable export control laws and regulations in each country including the U.S. Export Administration Regulations (EAR) and the Foreign Exchange and Foreign Trade Act of Japan, and follow the procedures required by such applicable laws and regulations.
- Sanken assumes no responsibility for any troubles, which may occur during the transportation of the Sanken Products including the falling thereof, out of Sanken's distribution network.
- Although Sanken has prepared this document with its due care to pursue the accuracy thereof, Sanken does not warrant that it is
  error free and Sanken assumes no liability whatsoever for any and all damages and losses which may be suffered by you resulting
  from any possible errors or omissions in connection with the contents included herein.
- Please refer to the relevant specification documents in relation to particular precautions when using the Sanken Products, and refer
  to our official website in relation to general instructions and directions for using the Sanken Products.
- All rights and title in and to any specific trademark or tradename belong to Sanken or such original right holder(s).

DSGN-CEZ-16002